



\$DAC

Please type a plus sign (+) inside this box → ☒

PTO/SB/21 (08-00)

Approved for use through 10/31/2002. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# TRANSMITTAL FORM

(to be used for all correspondence after initial filing)

		Application Number	09/234,427
		Filing Date	January 20, 1999
		First Named Inventor	Amos Intrater et al.
		Group Art Unit	2183
		Examiner Name	D. Pan
Total Number of Pages in This Submission	167	Attorney Docket Number	100-14299 (P01469-R1)

## ENCLOSURES (check all that apply)

<input checked="" type="checkbox"/> Fee Transmittal Form (in duplicate) <input checked="" type="checkbox"/> Fee Attached (check for \$130) <input type="checkbox"/> Amendment/Response <input type="checkbox"/> After Final (Response) <input type="checkbox"/> Affidavits/declaration(s) <input type="checkbox"/> Extension of Time Request <input type="checkbox"/> Express Abandonment Request <input type="checkbox"/> Information Disclosure Statement  <input type="checkbox"/> Certified Copy of Priority Document(s)  <input type="checkbox"/> Response to Missing Parts/ Incomplete Application <input type="checkbox"/> Response to Missing Parts under 37 CFR 1.52 or 1.53	<input type="checkbox"/> Assignment Papers (for an Application) <input type="checkbox"/> Drawing(s) <input type="checkbox"/> Licensing-related Papers <input type="checkbox"/> Petition Routing Slip (PTO/SB/69) and Accompanying Petition <input type="checkbox"/> Petition to Convert to a Provisional Application  <input type="checkbox"/> Power of Attorney, Revocation Change of Correspondence Address  <input type="checkbox"/> Terminal Disclaimer  <input type="checkbox"/> Request for Refund  <input type="checkbox"/> CD, Number of CD(s) _____	<input type="checkbox"/> After Allowance Communication to Group  <input type="checkbox"/> Appeal Communication to Board of Appeals and Interferences <input type="checkbox"/> Appeal Communication to Group (Appeal Notice, Brief, Reply Brief)  <input type="checkbox"/> Proprietary Information  <input type="checkbox"/> Status Inquiry  <input checked="" type="checkbox"/> Other Enclosure(s) (please identify below):  Return Receipt Postcard Certificate of Mailing Petition Requesting Waiver of the Signature Requirement of the Non-Signing Inventor in a Reissue Application, and Submission of the Supplemental Declarations of the Remaining Inventors (with Exhibits A-E) Declaration of Mark C. Pickering (with Exhibits 1-2) Declaration of Robin L. King (with Exhibits 1-13)
Remarks		Please charge any necessary fees or credit overpayment to Deposit Account No. 502305. A duplicate copy of this transmittal is attached for this purpose.

## SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT

Firm or Individual name	Mark C. Pickering, Reg. No. 36,239		
Signature			
Date	August 25, 2003		

## CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Mail Stop Petition, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on this date: August 25, 2003			
Typed or printed name	Robin L. King		
Signature		Date	August 25, 2003

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

RECEIVED


AUG 28 2003

OFFICE OF PETITIONS

# FEE TRANSMITTAL

For FY 2003

Patent Fees are subject to annual revision.



TOTAL AMOUNT OF PAYMENT

\$130

Complete if Known

Application Number

09/234,427

Filing Date

January 20, 1999

First Named Inventor

Amos Intrater et al.

Examiner Name

D. Pan

Group Art Unit

2183

Attorney Document No.

100-14299 (P01469-R1)

## METHOD OF PAYMENT (check one)

1. ☒ The Commissioner is hereby authorized to charge any fees or credit any overpayment under 37 CFR 1.16 and 1.17 which may be required by this paper to Deposit Account No. 502305

LAW OFFICES OF MARK C. PICKERING

☐ Applicant claims small entity status. See 37 CFR 1.27.

2. ☒ Payment Enclosed:

☒ Check ☐ Money Order ☐ Other

## FEE CALCULATION

### 1. BASIC FILING FEE

LARGE ENTITY		SMALL ENTITY		Fee Description	Fee Paid
Fee Code	Fee (\$)	Fee Code	Fee (\$)		
1001	750	2001	375	Utility	
1002	330	2002	260	Design	
1003	520	2003	255	Plant	
1004	750	2004	375	Reissue	
1005	160	2005	80	Provisional	
SUBTOTAL (1)					0

### 2. EXTRA CLAIM FEES FOR UTILITY AND REISSUE

		Extra Claims	Fee from below	Fee Paid
Total Claims	13 - 41 **	= 0	x 18	= \$ 0
Independent	7 - 8	= 0	x 84	= \$ 0
Multiple Dep.			*	= \$ 0

\*\* or number previously paid, if greater; for Reissues, see below:

Large Entity		Small Entity		Fee Description
Fee Code	Fee (\$)	Fee Code	Fee (\$)	
1202	18	2202	9	Claim in excess of 20
1201	84	2201	42	Independent claims in excess of 3
1203	280	2203	140	Multiple dependent claim, if not paid
1204	84	2204	42	** Reissue ind. claims over original patent
1205	18	2205	9	** Reissue claims in excess of 20 and over original patent

SUBTOTAL (2) \$0

## FEE CALCULATION (continued)

### 3. Additional Fees

Large Entity		Small Entity		Fee Description
Fee Code	Fee	Fee Code	Fee	
1051	130	2051	65	Surcharge - late filing fee or oath
1052	50	2052	25	Surcharge - late provisional filing fee or cover sheet
1053	130	1053	130	Non-English specification
1812	2520	1812	2520	For filing a request for ex parte reexamination
1804	920	1804	920	Requesting publication of SIR prior to Examiner action
1805	1840	1805	1840	Requesting publication of SIR after Examiner action
1251	110	2251	55	Extension for reply within first month
1252	410	2252	205	Extension for reply within second month
1253	930	2253	465	Extension for reply within third month
1254	1450	2254	725	Extension for reply within fourth month
1255	1970	2255	985	Extension for reply within fifth month
1401	320	2401	160	Notice of Appeal
1402	320	2402	160	Filing a brief in support of an appeal
1403	280	2403	140	Request for oral hearing
1451	1510	1451	1510	Petition to institute a public use proceeding
1452	110	2452	55	Petition to revive-unavoidable
1453	1300	2453	650	Petition to revive-unintentional
1501	1300	2501	650	Utility issue fee (or reissue)
1502	470	2502	235	Design issue fee
1503	630	2503	315	Plant issue fee
1460	130	1460	130	Petitions to the Commissioner
1807	50	1807	50	Processing fee under 37 CFR 1.17(q)
1806	180	1806	180	Submission of Information Disclosure Stmt
8021	40	8021	40	Recording each patent assignment per property (times number of properties)
1809	750	2809	375	Filing a submission after final rejection (37 CFR 1.129(a))
1810	750	2810	375	For each additional invention be examined (37 CFR 1.129(b))
1801	750	2801	375	Request for Continued Examination (RCE)
1802	900	1802	900	Request for expedited examination of a design application

\*Reduced by Basic Filing Fee Paid SUBTOTAL (3) \$130

## SUBMITTED BY

Law Offices of Mark C. Pickering  
P.O. Box 300  
Petaluma, CA 94953-0300  
Telephone: (707) 762-5583  
Facsimile: (707) 762-5504  
Customer No. 33402

Date:

8-25-03

By:

Mark C. Pickering, Reg. No. 36,239

RECEIVED

AUG 28 2003

OFFICE OF PETITIONS

#13



09/234,427

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Reissue Application of:  Amos Intrater et al.  Appln. No.: 09/234,427  Filed: January 20, 1999  For: INTEGRATED DIGITAL SIGNAL PROCESSOR/GENERAL PURPOSE CPU WITH SHARED INTERNAL MEMORY	Group Art Unit: 2183  Examiner: D. Pan  PETITION REQUESTING WAIVER OF THE SIGNATURE REQUIREMENT OF THE NON- SIGNING INVENTOR IN A REISSUE APPLICATION, AND SUBMISSION OF THE SUPPLEMENTAL DECLARATIONS OF THE REMAINING INVENTORS
--	--

Commissioner for Patents  
Mail Stop Petitions  
P.O. Box 1450  
Alexandria, VA 22313-1450

Dear Sir:

In accordance with MPEP §1414.01, applicants hereby file supplemental declarations for the above-identified reissue application that have been signed by five of the six inventors, and a petition under 37 CFR §1.183 to request a waiver of the signature requirement of the non-signing inventor.

The present reissue application includes six inventors: Amos Intrater, Gideon Intrater, Moshe Doron, Lev Epstein, Maurice Valentaten, and Israel Griess. All of the inventors except for Maurice Valentaten have signed a supplemental declaration. A copy of the signed supplemental declaration of Amos Intrater is attached as Exhibit A, and a copy of the signed supplemental declaration of Gideon Intrater is attached as Exhibit B. In addition, a copy of the signed supplemental declaration of Moshe Doron is attached as Exhibit C, a copy of the signed supplemental declaration of Lev Epstein is attached as Exhibit D, and a copy of the signed supplemental declaration of Israel Griess is attached as Exhibit E.

PETITION REQUESTING WAIVER OF  
THE SIGNATURE REQUIREMENT OF THE  
NON-SIGNING INVENTOR, AND SUBMISSION  
OF SUPPLEMENTAL DECLARATIONS

Atty. Docket No.: 100-14299  
(P01469-R1)

**RECEIVED**

AUG 28 2003

OFFICE OF PETITIONS

The present petition requests a waiver of the signature requirement of Maurice Valentaten, an inventor who can not be reached. Applicants have attempted to reach Mr. Valentaten via registered mail to his last known address, via internet searches, and through the other co-inventors. A declaration of Mark C. Pickering is attached as Exhibit F and a declaration of Robin L. King is attached as Exhibit G to further set forth the facts associated with the attempt to reach Mr. Valentaten.

The petition fee set forth in 37 CFR §1.17(h) is also attached to this petition. A copy of this petition is included with the response to the outstanding office action that requires the supplemental declaration.

Respectfully Submitted,

Dated: 8-25-03

By: 

Mark C. Pickering  
Registration No. 36,239  
Attorney for Assignee

P.O. Box 300  
Petaluma, CA 94953-0300  
Direct Dial Telephone No. (707) 762-5583  
Telephone: (707) 762-5500  
Facsimile: (707) 762-5504  
Customer No. 33402

PETITION REQUESTING WAIVER OF  
THE SIGNATURE REQUIREMENT OF THE  
NON-SIGNING INVENTOR, AND SUBMISSION  
OF SUPPLEMENTAL DECLARATIONS

Atty. Docket No.: 100-14299  
(P01469-R1)

09/234,427

PATENT

**EXHIBIT A**

09/234,427

PATENT

**EXHIBIT B**

**EXHIBIT C**

09/234,427

PATENT

**EXHIBIT D**



**EXHIBIT E**

09/234,427

PATENT

**EXHIBIT F**

Declaration of Mark C. Pickering  
in Support of Petition to Waive the  
Signature Requirement of the Non-Signing Inventor

Atty. Docket No. 100-14299  
(P01469-R1)

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re Reissue Application of:  Amos Intrater et al.  Appln. No.: 09/234,427  Filed: January 20, 1999  For: INTEGRATED DIGITAL SIGNAL PROCESSOR/GENERAL PURPOSE CPU WITH SHARED INTERNAL MEMORY	Group Art Unit: 2183  Examiner: D. Pan  DECLARATION OF MARK C. PICKERING IN SUPPORT OF PETITION TO WAIVE THE SIGNATURE REQUIREMENT OF THE NON- SIGNING INVENTOR
--	--

Commissioner for Patents  
Mail Stop Petitions  
P.O. Box 1450  
Alexandria, VA 22313-1450

Dear Sir:

I, Mark C. Pickering, hereby state:

1. The last known address of Maurice Valentaten of which I am aware is listed on the original Reissue Declaration, which is Mr. Maurice Valentaten, Kurt Huber Ring 3, 82256 Fuerstenfeldbruck, Germany.

2. On June 3, 2003, I conducted a Google search for Maurice Valentaten and obtained one result, which is an article entitled "National Semiconductor Announces First Implementazione Embedded of Javos" from October 1996 which mentions his name. A copy of the search and article are attached as Exhibit 1.


DECLARATION OF MARK C. PICKERING  
IN SUPPORT OF THE PETITION TO  
WAIVE THE SIGNATURE REQUIREMENT  
OF THE NON-SIGNING INVENTOR

Atty. Docket No.: 100-14299  
(P01469-R1)

3. The co-inventors which signed the declaration did not provide any contact information for Mr. Valentaten. A copy of an e-mail string with relevant portions highlighted is attached as Exhibit 2.

Dated: 8-25-03

By: \_\_\_\_\_



Mark C. Pickering  
Registration No. 36,239  
Attorney for Assignee

P.O. Box 300  
Petaluma, CA 94953-0300  
Direct Dial Telephone No. (707) 762-5583  
Telephone: (707) 762-5500  
Facsimile: (707) 762-5504  
Customer No. 33402

DECLARATION OF MARK C. PICKERING  
IN SUPPORT OF THE PETITION TO  
WAIVE THE SIGNATURE REQUIREMENT  
OF THE NON-SIGNING INVENTOR

Atty. Docket No.: 100-14299  
(P01469-R1)

**EXHIBIT G**

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Reissue Application of:  Amos Intrater et al.  Appln. No.: 09/234,427  Filed: January 20, 1999  For: INTEGRATED DIGITAL SIGNAL PROCESSOR/GENERAL PURPOSE CPU WITH SHARED INTERNAL MEMORY	Group Art Unit: 2183  Examiner: D. Pan  DECLARATION OF ROBIN L. KING IN SUPPORT OF THE PETITION TO WAIVE THE SIGNATURE REQUIREMENT OF THE NON-SIGNING INVENTOR
--	---

Commissioner for Patents  
Mail Stop Petitions  
P.O. Box 1450  
Alexandria, VA 22313-1450

Dear Sir:

I, Robin L. King, hereby state:

1. I am an employee of the Law Office of Mark C. Pickering;
2. On June 3, 2003, I mailed a package addressed to Mr. Maurice Valentaten, Kurt Huber Ring 3, 82256 Fuerstenfeldbruck, Germany. The package was sent to Mr. Valentaten by Registered Mail, with Restricted Delivery and Return Receipt. Attached as Exhibit 1 is a copy of the postal receipt showing that a package was sent to Mr. Valentaten by Registered Mail, with Restricted Delivery and Return Receipt, on June 3, 2003.
3. The package included a letter addressed to Mr. Maurice Valentaten, Kurt Huber Ring 3, 82256 Fuerstenfeldbruck, Germany. The letter, a copy of which is attached as

DECLARATION OF ROBIN L. KING  
IN SUPPORT OF THE PETITION TO  
WAIVE THE SIGNATURE REQUIREMENT  
OF THE NON-SIGNING INVENTOR

Atty. Docket No.: 100-14299  
(P01469-R1)

Exhibit 2, included a copy of the Supplemental Declaration, a copy of which is attached as Exhibit 3, along with an overview of the need for the Supplemental Declaration.

4. The letter also included nine items from the reissue prosecution as attachments. The nine items include the Office Action dated June 19, 2001, a copy of which is attached as Exhibit 4, the Response dated October 19, 2001, a copy of which is attached as Exhibit 5, and the Office Action dated March 27, 2002, including interview summaries for March 29, 2002, and March 20, 2002, a copy of which is attached as Exhibit 6.

The nine items additionally include the Office Action dated May 31, 2002, a copy of which is attached as Exhibit 7, Appendix A which was mistakenly listed as prior art, a copy of which is attached as Exhibit 8, and the Response dated August 28, 2002, a copy of which is attached as Exhibit 9. The nine items further include the Statement Under 37 CFR 3.73(b), a copy of which is attached as Exhibit 10, the Request to Enter Supplement Amendment dated January 29, 2003, a copy of which is attached as Exhibit 11, the Office Action dated February 5, 2003, a copy of which is attached as Exhibit 12.

5. On June 23, 2003, the package which was mailed on June 3, 2003 was returned as undeliverable. A copy of the front of the package is attached as Exhibit 13.

6. On June 17, 2003, I conducted a Yahoo! People Search for Maurice Valentaten and obtained no results. A copy of the search is attached as Exhibit 14.

Dated: August 25, 2003 By: Robin L. King  
Robin L. King

P.O. Box 300  
Petaluma, CA 94953-0300  
Telephone: (707) 762-5500  
Facsimile: (707) 762-5504  
Customer No. 33402

DECLARATION OF ROBIN L. KING  
IN SUPPORT OF THE PETITION TO  
WAIVE THE SIGNATURE REQUIREMENT  
OF THE NON-SIGNING INVENTOR

Atty. Docket No.: 100-14299  
(P01469-R1)



09/234,427

PATENT

**EXHIBIT 1**

[Advanced Search](#)[Preferences](#)[Language Tools](#)[Search Tips](#)

maurice valentaten

[Web](#) - [Images](#) - [Groups](#) - [Directory](#) - [News](#)Searched the web for **maurice valentaten**.Results **1 - 1** of **1**. Search took **0.20** seconds.

Tip: In most browsers you can just hit the return key instead of clicking on the search button.

**BETA NEWS** - [ [Translate this page](#) ]

... di sviluppare rapidamente soluzioni a costo contenuto e di battere nel tempo i loro concorrenti sul mercato," ha affermato **Maurice Valentaten**, manager delle ...

[www.beta.it/beta/bs019598/0696/b696nw16.htm](http://www.beta.it/beta/bs019598/0696/b696nw16.htm) - 8k - [Cached](#) - [Similar pages](#)

maurice valentaten

[Search within results](#)Dissatisfied with your search results? [Help us improve.](#)[Google Home](#) - - [Business Solutions](#) - [Services & Tools](#) - [Jobs, Press, & Help](#)

©2003 Google



This page has been automatically translated from Italian.  
**[View Original Web Page](#)**

☒ [Printable Version](#)

☒ [Back to Results](#)

# NATIONAL SEMICONDUCTOR ANNOUNCES FIRST IMPLEMENTAZIONE EMBEDDED OF JAVAOS

Milan, 17 October '96 - National Semiconductor has recently announced the first implementazione embedded of JavaOS(TM) di Sun Microsystems on card of appraisal NS486SXF of National.

This is most recent than one announcement series for version 486 embedded of National: the optimal platform for computer in net, browser Web, set top box and other equipment tied to Internet. X86 is the only architecture of CPU that are leaned completely to the installed base of driver software, chip peripheral, stack of communication and net protocol and arranges operated to you in real time. JavaOS offers architecture transparency is to the final customer who to the system planner. The X86 architecture has the widest band than performances of whichever processore to 32-bit, allowing a wide range of system realizations. A code based on X86 uses little memory intrinsically than an equivalent code based on RISC with the result that in a final system little physical memory is demanded for the same application. The most popular E' also and more wide supported architecture of the industry. "We are enthusiastic in seeing Java to catch up new a wide group of planners of systems embedded through the implementazione of JavaOS from part of National Semiconductor", has declared Jim Mitchell, Sun Fellow and vice president for the technology and the architecture in JavaSoft. "we expect to see to become Java one characteristic ubiquia of every architecture and the job of National Semiconductor will concur to the attainment of this goal." Joe Salvador, marketing manager, have asserted "solution 486 highly integrated of National are the perfect platform hardware for customers to the search of Java systems to low cost. Our customers do not want to preoccuparsi which CPU comes used and National integrating peripheral around to nucleus 486, it is in a position to also supplying the solution to a competitive cost conserving the benefits of the X86 compatibility."

NS486 of National Semiconductor is the only system to single chip of the industry based on the 486. Integral Ns486sxf-25 486 to 25MHz, a controller for DRAM, a controller for PCMCIA, a bus of expansion ISA, a door parallel ECP, a controller for LCD, a controller of DMA, a UART 16550 with support to infrared IRDA, a clock in real time, of the controller of interrupt, timer and the other elements of compatible service of system PC.

"It becomes possible to prototipizzare finishes them for Web simply browsing adding one card VGA, a monitor and a modem to ours kit of appraisal for 486. This truly represents the more economic solution to ready delivery that allows our customers to develop solutions to contained cost quickly and to strike in the time concurrent theirs on the market, "has asserted Maurice Valentaten, manager of the applications hardware for NS486.

In adding to the porting of Java created from Sun and National, other solutions of Web browsing are in course of demonstration from part of one series of partner and customers third party of National. QNX has introduced the last spring browser a Web with the kit of appraisal

NS486 of National based on just arranges operating Neutrino and on Photon GUI E' be introduced, moreover, the version improved of browser Web, Spyglass, in function on the card of National to the Conference for Sistemi Embedded. NS486SXF of National Semiconductor is first microprocessore 486 to 32-bit planned from zero from National and optimized for the applications embedded. NSF486SFX works to 25MHz and is supplied in a container PQFP to 160 pin. Making lever on its forces of producer of excellence of dispositi to you peripheral of I/O for PC, National he has been able to integrate a wide variety of essential elements of system, included two protect Timer compatible PC and an ulterior one timer of watchdog, a controller of DRAM to high performances, clock in real time with backup battery and of the controller of interrupt programmabili, therefore to create a true system on single chip.

They have been peripheral ulterior additions like of controller for PCMCIA and the screen to LCD, a UART NS16550 with IrDA support for the communication to infrared, one door improved parallel and one logical of selection of the chip. A wide variety of dispositi peripheral compatible ISA to you is directly connected to the unit of interface with the NS486SXF bus becoming simpler the system plan and diminishing the cost total of system.

National Semiconductor Corporation supplies technologies for the transfer and the transformation of the information. The society is focalizzanta on four strategic markets: Communications, Arrange Personal, Industriale and Consumer. National Semiconductor, that it has center to Clara Saint in California, employs 19,000 persons all over the world. In fiscal year 1996, the society has brought back a turnover of 2.0 billions of dollars. Greater information on the society and the products are available on the World Wide Web of the society

For greater information:  
<http://www.national.com>

**It returns to Highly summarized BETA NEWS**

---

<b>ETA</b>	<b>Sommario</b>	<b>Informazioni</b>	<b>Redazione</b>	<b>rowser</b>
------------	-----------------	---------------------	------------------	---------------

*Copyright © BETA. Tutti i diritti riservati*

09/234,427

PATENT

**EXHIBIT 2**

**Robin King**

---

**From:** Mark Pickering [mark@mcpickering.com]  
**Sent:** Monday, June 23, 2003 9:16 AM  
**To:** 'Moshe Doron'  
**Cc:** 'robin'  
**Subject:** RE: Reissue Patent Application for National Semiconductor

Dear Mr. Doran:

Thank you for helping us out.

Sincerely, Mark

-----Original Message-----

**From:** Moshe Doron [mailto:ittaid@012.net.il]  
**Sent:** Sunday, June 22, 2003 8:21 AM  
**To:** mark@mcpickering.com  
**Subject:** Re: Reissue Patent Application for National Semiconductor

Dear Mr. Pickering,

I have send you the signed Declaration today via Air mail.

I hope it will do.

Regards,

Moshe

---

Moshe Doron  
M: +972-55-990037  
H: +972-9-7748707  
Email: [ittaid@012.net.il](mailto:ittaid@012.net.il)

----- Original Message -----

**From:** Lev Epstein  
**To:** [Moshe Doron \(E-mail\)](mailto:Moshe.Doron@E-mail)  
**Cc:** [Mark Pickering ; gideon@intrater.net](mailto:Mark.Pickering@gideon@intrater.net)  
**Sent:** Wednesday, June 18, 2003 09:50  
**Subject:** FW: Reissue Patent Application for National Semiconductor

Moshe,

Forwarding you the documents.  
Please follow Mark's instructions in the bottom of this email. I.e. sign the declaration and fax and send a hard copy to Mark.  
I do not have Maurice contact info.

Regards, Lev

6/23/2003

email : [Lev.Epstein@siliconds.com](mailto:Lev.Epstein@siliconds.com)  
phone : +972-2-5418444  
direct: +972-2-5418403  
fax : +972-2-5418445  
cell : +972-67-707033

The information in this email, including attachments, is CONFIDENTIAL, and is provided only to each addressee. If you are not such an addressee, or an agent or employee responsible for delivering this email to such addressee: you have received this email in error; please immediately notify the sender by replying to this email; delete this email; and any use, dissemination, distribution, disclosure or copying of this email or information contained herein, in whole or in part, is strictly prohibited.

-----Original Message-----

**From:** Mark Pickering [<mailto:mark@mcpickering.com>]

**Sent:** Wed 18 June 2003 0:10

**To:** [gideon@intrater.net](mailto:gideon@intrater.net); [amosi@cisco.com](mailto:amosi@cisco.com); [moshe.doron@exlibris.co.il](mailto:moshe.doron@exlibris.co.il); [lev@SiliconDS.com](mailto:lev@SiliconDS.com); [israelg@mysticom.com](mailto:israelg@mysticom.com)

**Cc:** 'robin'

**Subject:** RE: Reissue Patent Application for National Semiconductor

Hi Guys:

We have not yet heard anything from Moshe, but are unclear if he has received the e-mails (the e-mails have not been bounced as undeliverable). As a result, the patent office procedures require me to send the supplemental declaration to his last known address. The last known address that we have for Moshe is:

Moshe Doron  
7 Hashachar Street  
Raanana 43564 Israel

If anyone has a more recent address for Moshe, would you please let me know.

In addition, for completeness sake, in addition to canceling some of the claims that we submitted in the reissue application and correcting the erroneous listing of the appendix as prior art, we also converted allowed dependent claims 18, 27, and 36 into independent format. This conversion did not change the scope of the originally filed dependent claims that were converted into independent format. We have attached a copy of the Supplemental Amendment that was filed (which includes the text of the original amendment), and the 3.73(b) statement of ownership that was also filed.

Thanks again for your help with this.

Best regards,

Mark Pickering

-----Original Message-----

**From:** Mark Pickering [<mailto:mark@mcpickering.com>]

**Sent:** Tuesday, June 03, 2003 2:28 PM

**To:** 'gideon@intrater.net'; 'amosi@cisco.com'; 'moshe.doron@exlibris.co.il'; 'lev@SiliconDS.com'; 'israelg@mysticom.com'

**Cc:** 'robin'

**Subject:** RE: Reissue Patent Application for National Semiconductor



Dear Moshe and Israel:

Please let us know if you have dropped your supplemental declarations in the mail to us. We have received signed copies from Amos, Gideon, and Lev.

Thanks for your assistance with this.

Sincerely,

Mark Pickering

-----Original Message-----

**From:** Mark Pickering [mailto:mark@mcpickering.com]

**Sent:** Tuesday, May 20, 2003 12:37 PM

**To:** 'gideon@intrater.net'; 'amosi@cisco.com'; 'moshe.doron@exlibris.co.il'; 'lev@SiliconDS.com'; 'israelg@mysticom.com'

**Cc:** 'robin'

**Subject:** Reissue Patent Application for National Semiconductor

Dear Gideon, Amos, Moshe, Lev, and Israel:

We are just about to complete the reissue patent application for U.S. Patent No. 5,630,153 that we began several years ago. The last remaining step is to file a supplemental declaration. The supplemental declaration was necessitated because we cancelled some of the claims that we submitted in the reissue application, and corrected an error where the appendix that was submitted with the original patent application was mistakenly listed as prior art.

Please print off the attached supplemental declaration, sign and date it, and return it to me. If you can, please fax it to me and send the original to:

Law Offices of Mark Pickering  
P.O. Box 300  
Petaluma, CA 94953

Does anyone know how to get in touch with Maurice Valentaten?

Thanks very much for your help with this. If you have any questions, please let me know.

Best regards,

Mark Pickering  
707-762-5583  
707-762-5504 (fax)

09/234,427

PATENT

**EXHIBIT 1**

041110256-4115

Reg. Fee \$ 4.75

Handling Charge \$ 0.00

Postage \$ 11.00

Received by Q2

Return Receipt \$ 0.00

Restricted Delivery \$ 0.00

Customer Must Declare Full Value \$ 0.00

☐ With Postal Insurance

☒ Without Postal Insurance

Domestic Insurance up to \$25,000 is included in the fee. International indemnity is limited. (See Reverse).

FROM

Mark C. Pickering  
Law Offices of Mark C. Pickering  
P.O. Box 300  
Petaluma CA 94953-0300

TO

Mr. Maurice Valentaten  
Kurt Huber Ring 3  
82256 Fuerstenfeldbruck  
GERMANY



PS Form 3806, Receipt for Registered Mail Copy 1 - Customer  
June 2002 (See Information on Reverse)

For delivery information, visit our website at [www.usps.com](http://www.usps.com)®

Petaluma Main Post Office  
Petaluma, California  
949523026

06/03/2003 (800)275-8777 04:36:18 PM

Product Description	Sales Qty	Receipt Unit Price	Final Price
Germany - Letter-Post - Air			\$11.00
Restricted Delivery			\$3.50
Return Receipt			\$1.75
Registered			\$7.50
Insured Value :		\$0.00	
Article Value :		\$0.00	
Label Serial #:	RB110985656US		
Issue PVI:			\$23.75
Total:			\$23.75
Paid by:			
Cash			\$30.00
Change Due:			-\$6.25

Bill#: 1000500953491  
Clerk: 12

Refunds only per DMM P014  
Thank you for your business  
Customer Copy

09/234,427

PATENT

**EXHIBIT 2**

**Law Offices of Mark C. Pickering**

30 Fifth Street, Suite 200, Petaluma, CA 94952  
Mailing Address: P.O. Box 300, Petaluma, CA 94953  
Phone: 707.762.5500, Fax: 707.762.5504, E-mail: [mark@mcpickering.com](mailto:mark@mcpickering.com)

**VIA REGISTERED MAIL/RETURN RECEIPT RESTRICTED DELIVERY**

June 3, 2003

Mr. Maurice Valentaten  
Kurt Huber Ring 3  
82256 Fuerstenfeldbruck, GERMANY

Re: U.S. Reissue Patent Application No. 09/234,427  
For **INTEGRATED DIGITAL SIGNAL PROCESSOR/GENERAL  
PURPOSE CPU WITH SHARED INTERNAL MEMORY**  
NSC File: P01469-R1  
Our File: 100-14299

---

Dear Maurice:

We are about to complete the reissue patent application (Serial No. 09/234,427) for U.S. Patent No. 5,630,153 that we began several years ago. The last remaining step is to file a Supplemental Declaration. The Supplemental Declaration is necessitated because we cancelled some of the claims that we submitted in the reissue application, and corrected an error where the appendix that was submitted with the original patent application was mistakenly listed as prior art.

Enclosed please find a copy of the Supplemental Declaration. Please review the Supplemental Declaration and, if you agree, sign and date the Supplemental Declaration. Once signed and dated, please return the Supplemental Declaration to me in the enclosed prepaid, self-addressed Federal Express International envelope. (We would greatly appreciate it if you would be able to fax a copy to us at 707-762-5504 before you return it.)

We have also enclosed copies of the following items from the reissue prosecution for your review:

- (1) Office Action dated June 19, 2001;
- (2) Our response dated October 19, 2001;
- (3) Office Action dated March 27, 2002 including interview summaries for March 29, 2002, and March 20, 2002;
- (4) Office Action dated May 31, 2002;
- (5) Copy of Appendix A which was mistakenly listed as prior art;
- (6) Our response dated August 28, 2002;
- (7) Statement under 37 CFR 3.73(b);
- (8) Our Request to Enter Supplemental Amendment dated January 29, 2003; and
- (9) Office Action dated February 5, 2003.

Mr. Maurice Valentaten  
NSC File: P01469-R1  
Our File: 100-14299  
Page 2

We have not yet received a copy of the Office Action requiring the Supplemental Declaration. However, we have spoken with Examiner Daniel Pan and Special Program Examiner Laufer who have both indicated that this requirement is forthcoming.

Thanks very much for your help with this. If you have any questions, please let me know.

Very truly yours,

A handwritten signature in black ink, appearing to read "Mark", written in a cursive style.

Mark C. Pickering


MCP/rk  
Enclosures

cc: Mr Allen R. Tremain (w/o encs.)  
Ms. Karen Metz (w/o encs.)

09/234,427

PATENT

**EXHIBIT 3**

Please type a plus sign (+) inside this box → 

PTO/SB/51S (02-01)  
Approved for use through 01/31/2004. OMB 0651-0033  
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE  
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

**SUPPLEMENTAL DECLARATION  
FOR REISSUE  
PATENT APPLICATION  
TO CORRECT "ERRORS" STATEMENT  
(37 CFR 1.175)**

Attorney Docket Number	100-14299 (P01469-R1)
First Named Inventor	Amos Intrater et al.
COMPLETE	
Application Number	09 / 234,427
Filing Date	01-20-99
Group Art Unit	2183
Examiner Name	D.H. Pan

I/We hereby declare that:

Every error in the patent which was corrected in the present reissue application, and which is not covered by the prior oath(s) and/or declaration(s) submitted in this application, arose without any deceptive intention on the part of the applicant.

I/We hereby declare that all statements made herein of my/our own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

<b>Name of Sole or First Inventor:</b>		<input type="checkbox"/> A petition has been filed for this unsigned inventor	
Given Name (first and middle (if any))		Family Name or Surname	
AMOS		INTRATER	
Inventor's Signature		Date	
<b>Name of Second Inventor:</b>		<input type="checkbox"/> A petition has been filed for this unsigned inventor	
Given Name (first and middle (if any))		Family Name or Surname	
GIDEON		INTRATER	
Inventor's Signature		Date	
<b>Name of Third Inventor:</b>		<input type="checkbox"/> A petition has been filed for this unsigned inventor	
Given Name (first and middle (if any))		Family Name or Surname	
MOSHE		DORON	
Inventor's Signature		Date	
<b>Name of Fourth Inventor:</b>		<input type="checkbox"/> A petition has been filed for this unsigned inventor	
Given Name (first and middle (if any))		Family Name or Surname	
LEV		EPSTEIN	
Inventor's Signature		Date	

☒ Additional inventors are being named on the 1 supplemental Additional Inventor(s) sheet(s) PTO/SB/02A attached hereto.

[Page 1 of 1]

[Page 1 of 2]

Burden Hour Statement: This form is estimated to take 0.03 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.



Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

**DECLARATION****ADDITIONAL INVENTOR(S)**  
Supplemental SheetPage 2 of 2

<b>Name of Additional Joint Inventor, if any:</b>		<input checked="" type="checkbox"/> A petition has been filed for this unsigned inventor	
Given Name (first and middle (if any))		Family Name or Surname	
MAURICE		VALENTATEN	
Inventor's Signature		Date	
Residence: City	State	Country	Citizenship
Mailing Address			
Mailing Address			
City	State	Zip	Country
<b>Name of Additional Joint Inventor, if any:</b>		<input type="checkbox"/> A petition has been filed for this unsigned inventor	
Given Name (first and middle (if any))		Family Name or Surname	
ISRAEL		GREISS	
Inventor's Signature		Date	
Residence: City	State	Country	Citizenship
Mailing Address			
Mailing Address			
City	State	Zip	Country
<b>Name of Additional Joint Inventor, if any:</b>		<input type="checkbox"/> A petition has been filed for this unsigned inventor	
Given Name (first and middle (if any))		Family Name or Surname	
Inventor's Signature		Date	
Residence: City	State	Country	Citizenship
Mailing Address			
Mailing Address			
City	State	Zip	Country

This collection of information is required by 35 U.S.C. 115 and 37 CFR 1.63. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 21 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

09/234,427

PATENT

**EXHIBIT 4**



**UNITED STATES DEPARTMENT OF COMMERCE  
Patent and Trademark Office**

Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.
-----------------	-------------	----------------------	---------------------

09/234,427 01/20/99 INTRATER

P N5-CG-8400

EXAMINER

TM02/0619

MARK C PICKERING  
LIMBACH & LIMBACH  
2001 FERRY BUILDING  
SAN FRANCISCO CA 94111

ART UNIT

PAPER NUMBER

7123  
DATE MAILED:

08/19/01

**Please find below and/or attached an Office communication concerning this application or proceeding.**

Commissioner of Patents and Trademark

**RECEIVED**

PILLSBURY WINTHROP LLP/SF

JUL 09 2001

CL# 72219 MT# 274861  
ATTY(S) MCP  
DUE: 9/19/01; 12/19/01  
DKT BY (1) ALB (2)

# Office Action Summary

Application No.

09/234,427

Applicant(s)

Intrater et al.

Examiner

Pan

Art Unit

2183



-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

## Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE three MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136 (a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**RECEIVE****JUL 09 2001**

PILLSBURY WINTHROP LL

## Status

- 1) ☒ Responsive to communication(s) filed on Jan 20, 1999
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 35 C.D. 11; 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 2-8 and 11-44 is/are pending in the application.
- 4a) Of the above, claim(s) 1, 9, 10 (canceled claims) is/are withdrawn from consideration.
- 5) ☒ Claim(s) 2-8 and 37-39 is/are allowed.
- 6) ☒ Claim(s) 1-17, 19-26, 28-35, 37, 38, and 40-44 is/are rejected.
- 7) ☒ Claim(s) 18, 27, and 36 is/are objected to.
- 8) ☐ Claims are subject to restriction and/or election require

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on is/are objected to by the Examiner.
- 11) ☐ The proposed drawing correction filed on is: a) ☐ approved b) ☐ disapproved.
- 12) ☐ The oath or declaration is objected to by the Examiner.

CL# 72219 MIV 274861  
ATTY(S) MCP  
DUE: 9/19/01; 12/19/01  
DKT BY (1) ALB (2)

## Priority under 35 U.S.C. § 119

- 13) ☐ Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d).
- a) ☐ All b) ☐ Some\* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \*See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).

## Attachment(s)

- 15) ☒ Notice of References Cited (PTO-892) 18) ☒ Interview Summary (PTO-413) Paper No(s). herewith
- 16) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) 19) ☐ Notice of Informal Patent Application (PTO-152)
- 17) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s): \_\_\_\_\_ 20) ☐ Other:

Art Unit: 2183

1. Claim 2-8,11-44 are presented for examination. Claims 1,9,10 have been canceled. S.N. 08/317,783 is the application number for the surrendered patent 5,630,153.
2. Claims 11,20,29 are rejected under 35 U.S.C. 251 as being an improper recapture of broadened claimed subject matter surrendered in the application for the patent upon which the present reissue is based. See *Hester Industries, Inc. v. Stein, Inc.*, 142 F.3d 1472, 46 USPQ2d 1641 (Fed. Cir. 1998); *In re Clement*, 131 F.3d 1464, 45 USPQ2d 1161 (Fed. Cir. 1997); *Ball Corp. v. United States*, 729 F.2d 1429, 1436, 221 USPQ 289, 295 (Fed. Cir. 1984). A broadening aspect is present in the reissue which was not present in the application for patent. The record of the application for the patent shows that the broadening aspect (in the reissue) relates to subject matter that applicant previously surrendered during the prosecution of the application. Accordingly, the narrow scope of the claims in the patent was not an error within the meaning of 35 U.S.C. 251, and the broader scope surrendered in the application for the patent cannot be recaptured by the filing of the present reissue application.
3. As to reissue claims 11,20, applicant indicated in Paper #34 that claim 28 (claim 27 by applicant and corrected by Examiner as claim 28 in Paper 34, now claim 7 in the patent) included the combined features of canceled claim 5 which had previously been rejected under "103" as unpatentable over Davis et al. (4,991,169) in view of Doornink et al. (5,185,599) , and claim 6 objected ,respectively, as set forth in Paragraphs V and X in Paper # 31. The limitations of canceled claims 5,6 which were recited in the newly presented claim 28 in Paper # 34 was used to

Art Unit: 2183

obviate the rejection. The feature of the first bus (reissue claim 11, line 2) is the broadening feature of "shared internal bus" (Patent claim 7, paragraph c), and "a memory connected to the first bus" (reissue claim 11, line 3) is the broadening feature of "a shared internal memory array connected to the shared internal bus" (patent claim 7, paragraph d).

4. The omitted features are :

a) the selection of the sequence of DSP instructions for execution by the digital signal execution unit from set of DSP instructions and that perform general purpose processing tasks by executing the general purpose instructions (see claim 7, line 14);

b) transferring both data and instructions and to which both the digital signal execution unit and the general purpose processor are connected (claim 7, lines 16-18);

c) shared memory array accessible by the digital signal execution unit via the internal input and output port for transferring operand utilizable by digital signal execution unit between the shared internal memory array and the digital execution unit the shared internal bus and such that the shared internal memory is accessible by general purpose processor via the internal input and output port for transferring the general purpose instructions and the selected data between the shared internal memory and the general purpose processor on the internal bus (See claim 7, lines 21-33);

c) the shared interface unit recited in claim 7, lines 34-44).

5. Although the reissue claim 11 presented additional feature of starting execution of an instruction in response to the general purpose processor loading information into a register (see

Art Unit: 2183

reissue claim 11, line 8-10, see also identification of the instruction in claim 20, last line), these features are not related to the prior art rejection and not related to the subject matter surrendered in the original application. Therefore, impermissible recapture of the subject matter exist.

6. As to claim 29, applicant indicated in Paper #34 that claim 29 (claim 28 by applicant and corrected by Examiner as claim 29 in Paper 34, now claim 9 in the patent) included a the combined features of canceled claim 5 which had previously been rejected under "103" as unpatentable over Davis et al. (4,991,169) in view of Doornink et al. (5,185,599), and claim 20 objected, respectively, as set forth in Paragraphs V and X in Paper # 31. The limitations of canceled claims 5,20 which were recited in the newly presented claim 29 in Paper # 34 was used to obviate the rejection. The feature of the first bus (reissue claim 29, line 2) is the broadening feature of "shared internal bu" (Patent claim 9, paragraph c), and "a memory connected to the first bus" (reissue claim 29, line 3) is the broadening feature of "a shared internal memory array connected to the shared internal bus" (patent claim 29, paragraph d).

7. The omitted features are :

- a) the selection of the sequence of DSP instructions for execution by the digital signal execution unit from set of DSP instructions and that perform general purpose processing tasks by executing the general purpose instructions (see patent claim 9, paragraph b);
- b) transferring both data and instructions and to which both the digital signal execution unit and the general purpose processor are connected (claim 9, paragraph c);

Art Unit: 2183

c)shared memory array accessible by the digital signal execution unit via the internal input and output port for transferring operand utilizable by digital signal execution unit between the shared internal memory array and the digital execution unit the shared internal bus and such that the shared internal memory is accessible by general purpose processor via the internal input and output port for transferring the general purpose instructions and the selected data between the shared internal memory and the general purpose processor on the internal bus (See claim 9, paragraph d);

c)the shared interface unit recited in claim 9, lines 20-23);

d)the retrieval of the operands from the shared memory array via shared internal bus for use by the digital execution unit in executing the selected sequence of DSP instructions (patent claim 9, lines 20-24).

8. Although the reissue claim 29 presented additional feature of "executing an instruction in response to GPP loading information into the register" (see claim 29, line 8-9), this feature is not related to the prior art rejection and not related to the subject matter surrendered in the original application. Therefore, impermissible recapture of the subject matter exist.

9. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are



Art Unit: 2183

such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 11-17,19,20-26,28,29,30-35,40-44 are rejected under 35 U.S.C. 103(a) as being unpatentable over Parruck et al. (4,799,144) In view of Akagi et al. (4,467,414).

10. Parruck disclosed a data processing system (e.g. see overview in fig.1, and the DSP in fig.6) comprising at least :

a)a first bus (fig.1 [26]);

b)a memory [18] connected to the first bus ;

c)a general purpose processor [on board processor] connecting to the first bus (see fig.1[14]);

d)a digital signal processor [16] connected to the first bus, the dsp having a memory [RAM] and starting execution of instructions in response to the general purpose processor [14] loading information into the memory [RAM] (e.g. see col.6, lines 49-60).

11. As to claims 11, 12,19, Parruck did not clearly show that his general purpose processor [14] was loading operands into the memory [18] as recited in applicant's claim 11, line 5.

Instead, Parruck taught the loading of necessary information into the memory [18] for running particular application program (e.g. see col.6, lines 42-45). However, Akagi disclosed a system for loading operands into a memory necessary for operation (e.g. see col2, lines 15-22). It would have been obvious to one of ordinary skill in the art to use Akagi in Parruck for loading operands into a memory as claimed because the use of Akagi could enhance the memory control

Art Unit: 2183

of Parruck to store particular type of operands at memory access level , and Parruck did show the need for loading the operands into the memory by disclosing the loading of the necessary information into the memory to run a particular application program (e.g. see col.6, lines 50-53), as already known, opcodes and operands were building elements of programming instructions which were necessary information for running application, and Akagi could be easily implemented into Parruck by modifying the format of instruction operands of Akagi such that it would be recognizable by the access control of the general purpose processor of Parruck, such as read/write operations. Therefore, for the reasons discussed above, it would have been obvious to one of ordinary skill in the art to use Akagi in Parruck for loading operands into the memory as claimed.

12. As to claims 13, Parruck did not explicitly show the identification of the instruction as claimed (see claims 13, line 3, claim 20, line 11, claim 22), However, Parruck taught that any new application program could be easily implemented into his system by only introducing a new software (e.g. see col.5, lines 29-33). Therefore, Parruck must have a control to distinguish and identify the new program (the instructions) from the already existed program instructions. Otherwise, the introduction of new software would not be possible. And , for this reason it would have been obvious to one of ordinary skill in the art to identify instructions in a memory system , such as the Parruck's, as claimed (see the reason just set forth above).

13. As to claims 14, Parruck also included a second bus (see fig.1 [17]).

Art Unit: 2183

14. As to claims 15, Parruck's general purpose processor had to be placed in wait state because only one of the general purpose [14] and dsp [16] could interface directly to the switch memory [18] (e.g. see col.3, lines 16-23).

15. As to claim 16,17, Parruck's general processor [14] also read status after the completion of the DSP (e.g. see the resetting, stopping or running of the dsp by the control bit of general processor [14] in col.3, lines 5-15).

16. As to claims 20,21,28, Parruck did not clearly show that his general purpose processor [14] was loading operands into the memory [18] as recited in applicant's claim 20, line 5. Instead, Parruck taught the loading of necessary information into the memory [18] for running particular application program (e.g. see col.6, lines 42-45). However, Akagi disclosed a system for loading operands into a memory necessary for operation (e.g. see col.2, lines 15-22). It would have been obvious to one of ordinary skill in the art to use Akagi in Parruck for loading operands into a memory as claimed because the use of Akagi could enhance the memory control of Parruck to store particular type of operands at memory access level, and Parruck did show the need for loading the operands into the memory by disclosing the loading of the necessary information into the memory to run a particular application program (e.g. see col.6, lines 50-53), as already known, opcodes and operands were building elements of programming instructions which were necessary information for running application, and Akagi could be easily implemented into Parruck by modifying the format of instruction operands of Akagi such that it

Art Unit: 2183

would be recognizable by the access control of the general purpose processor of Parruck, such as read/write operations. Therefore, for the reasons discussed above, it would have been obvious to one of ordinary skill in the art to use Akagi in Parruck for loading operands into the memory as claimed.

17. As to claims 20, 22, Parruck did not explicitly show the identification of the instruction as claimed (see claim 20, line 11, claim 22). However, Parruck taught that any new application program could be easily implemented into his system by only introducing a new software (e.g. see col.5, lines 29-33). Therefore, Parruck must have a control to distinguish and identify the new program (the instructions) from the already existed program instructions. Otherwise, the introduction of new software would not be possible. And, for this reason it would have been obvious to one of ordinary skill in the art to identify instructions in a memory system, such as the Parruck's, as claimed (see the reason just set forth above).

18. As to claim 23, Parruck also included a second bus (see fig.1 [17]).

19. As to claim 24, Parruck's general purpose processor had to be placed in wait state because only one of the general purpose [14] and dsp [16] could interface directly to the switch memory [18] (e.g. see col.3, lines 16-23).

20. As to claims 25,26, Parruck's general processor [14] also read status after the completion of the DSP (e.g. see the resetting, stopping or running of the dsp by the control bit of general processor [14] in col.3, lines 5-15).

Art Unit: 2183

21. As to claims 29,30, Parruck did not clearly show that his general purpose processor [14] was loading operands into the memory [18] (claim 29, line 5) and retrieving the operands (claim 29, line 10). Instead, Parruck taught the loading of necessary information into the memory [18] for running particular application program (e.g. see col.6, lines 42-45). However, Akagi disclosed a system for loading operands into a memory necessary for operation (e.g. see col.2, lines 15-22), and retrieving the operand (see the reading out request of the operand in col.5, lines 30-37, col.8, lines 57-60, col.10, lines 15-21). It would have been obvious to one of ordinary skill in the art to use Akagi in Parruck for loading operands into a memory, and retrieving the operand as claimed because the use of Akagi could enhance the memory control of Parruck to store particular type of operands at desired access level, and Parruck did show the need for loading the operands into the memory and retrieving the operands by disclosing the loading of the necessary information into the memory to run a particular application program (e.g. see col.6, lines 50-53), as already known, opcodes and operands were building elements of programming instructions which were necessary information for running application, and Akagi could be easily implemented into Parruck by modifying the format of instruction operands of Akagi such that it would be recognizable by the access control of the general purpose processor of Parruck, such as read/write operations. Therefore, for the reasons discussed above, it would have been obvious to one of ordinary skill in the art to use Akagi in Parruck for loading operands into the memory as claimed.

Art Unit: 2183

22. As to claim 31, Parruck did not explicitly show the identification of the instruction as claimed (see claim 20, line 11, claim 22). However, Parruck taught that any new application program could be easily implemented into his system by only introducing a new software (e.g. see col.5, lines 29-33). Therefore, Parruck must have a control to distinguish and identify the new program (the instructions) from the already existed program instructions. Otherwise, the introduction of new software would not be possible. And, for this reason it would have been obvious to one of ordinary skill in the art to identify instructions in a memory system, such as the Parruck's, as claimed (see the reason just set forth above).

23. As to claim 32, Parruck also included a second bus (see fig.1 [17]).

24. As to claim 33, Parruck's general purpose processor had to be placed in wait state because only one of the general purpose [14] and dsp [16] could interface directly to the switch memory [18] at a time (e.g. see col.3, lines 16-23).

25. As to claims 34,35, Parruck's general processor [14] also read status after the completion of the DSP (e.g. see the resetting, stopping or running of the dsp by the control bit of general processor [14] in col.3, lines 5-15).

26. As to claims 40,41, Parruck disclosed a system (see fig.1) comprising at least :

a)a first data bus [88];

b)a second data bus [17];

c)a memory [18] connected to the first data bus and the second data bus;

Art Unit: 2183

d) a general purpose processor [14] connected to the first data bus (see fig.1), the DSP executing instructions under the control of general purpose processor [14] (see the restart, stopping and running by general purpose processor in col.3, lines 7-13).

27. Parruck did not clearly show that his general purpose processor [14] was loading operands into the memory [18] (claim 40, line 7), and retrieving the operands (claim 40, line 2 from the bottom of the claim). Instead, Parruck taught the loading of necessary information into the memory [18] for running particular application program (e.g. see col.6, lines 42-45). However, Akagi disclosed a system for loading operands into a memory necessary for operation (e.g. see col.2, lines 15-22), and retrieving the operand (see the reading out request of the operand in col.5, lines 30-37, col.8, lines 57-60, col.10, lines 15-21). It would have been obvious to one of ordinary skill in the art to use Akagi in Parruck for loading operands into a memory, and retrieving the operand as claimed because the use of Akagi could enhance the memory control of Parruck to store particular type of operands at a desired access level, and Parruck did show the need for loading the operands into the memory and retrieving the operands by disclosing the loading of the necessary information into the memory to run a particular application program (e.g. see col.6, lines 50-53), as already known, opcodes and operands were building elements of programming instructions which were necessary information for running application, and Akagi could be easily implemented into Parruck by modifying the format of instruction operands of Akagi such that it would be recognizable by the access control of the general purpose processor of Parruck, such as the read/write attributes. Therefore, for the reasons discussed above, it

Art Unit: 2183

would have been obvious to one of ordinary skill in the art to use Akagi in Parruck for loading operands into the memory as claimed.

28. Parruck did not explicitly show the identification of the instruction as claimed (see claim 40, line 11). However, Parruck taught that any new application program could be easily implemented into his system by only introducing a new software (e.g. see col.5, lines 29-33). Therefore, Parruck must have a control to distinguish and identify the new program (the instructions) from the already existed program instructions. Otherwise, the introduction of new software would not be possible. And, for this reason it would have been obvious to one of ordinary skill in the art to identify instructions in a memory system, such as the Parruck's, as claimed (see the reason just set forth above).

29. Parruck did not specifically show his first data bus connected to the dsp as claimed (see claim 40, line 10). However, the function of the first data bus being connected to the DSP has not been recited in the claim. Therefore, this connection (first bus connected with the DSP) is assumed to have no effect on the functioning of the claimed invention, and therefore, it has no patentable weight. The Examiner will reconsider this connection when applicant responds in the claim with a clear function of the connection.

30. As to claim 42, Parruck's general purpose processor had to be placed in wait state because only one of the general purpose [14] and dsp [16] could interface directly to the switch memory [18] at a time (e.g. see col.3, lines 16-23).



Art Unit: 2183

31. As to claim 43, Parruck's general processor [14] also read status after the completion of the DSP (e.g. see the resetting, stopping or running of the dsp by the control bit of general processor [14] in col.3, lines 5-15).

32. As to claim 44, Parruck also included:

a) a bus interface unit [30][12] connected to the first data bus (see fig. 1 [30][12]);

b) a third data bus connected to the bus interface (see the connection bus from [12] to host in fig. 1).

33. Claims 18, 27, 36 objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

34. Claims 2-8, 37-39 are allowable over the art of record.

35. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Daniel Pan whose telephone number is (703) 305 9696. The examiner can normally be reached on M-F from 8:00 AM to 4:30 PM.

36. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chan, can be reached on (703) 305 9712. The fax phone number for the organization where this application or proceeding is assigned is (703) 305 3718.

37. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305 3900.

DANIEL H. PAN  
PRIMARY EXAMINER  
GROUP

**Notice of References Cited**Applicant/Patent  
Intrater et al.Application/Control No.  
09/234,427Examiner  
PanArt Unit  
2183

Page 1 of 1

**U.S. PATENT DOCUMENTS**

		Document Number Country Code-Number-Kind Code	Date MM-YYYY <sup>1</sup>	Name	Classification <sup>2</sup>	
	A	5,630,153	5/1997	INtrater et al.	712	35
	B	4,799,144	1/1989	Parruck et al.	712	33
	C	4,467,414	8/1984	Akagi et al.	711	119
	D					
	E					
	F					
	G					
	H					
	I					
	J					
	K					
	L					
	M					

**FOREIGN PATENT DOCUMENTS**

		Document Number Country Code-Number-Kind Code	Date MM-YYYY <sup>1</sup>	Country	Name	Classification <sup>2</sup>	
	N						
	O						
	P						
	Q						
	R						
	S						
	T						

**NON-PATENT DOCUMENTS**

		Include, as applicable: Author, Title, Date, Publisher, Edition or Volume, Pertinent Pages
	U	
	V	
	W	
	X	

<sup>1</sup> A copy of this reference is not being furnished with this Office action. See MPEP § 707.05(a).<sup>1</sup> Dates in MM-YYYY format are publication dates.<sup>2</sup> Classifications may be U.S. or foreign.

## Interview Summary

Application No.

09/234,427

Applicant(s)

Intrater et al.

Examiner

Pan

Group Art Unit

2183



All participants (applicant, applicant's representative, PTO personnel):

(1) Pan (3) \_\_\_\_\_(2) Robin King (4) \_\_\_\_\_Date of Interview Apr 27, 2001Type: a) ☒ Telephonic b) ☐ Video Conferencec) ☐ Personal [copy is given to 1) ☐ applicant 2) ☒ applicant's representative]Exhibit shown or demonstration conducted: d) ☐ Yes e) ☒ No. If yes, brief description:Claim(s) discussed: None

Identification of prior art discussed:

noneAgreement with respect to the claims f) ☐ was reached. g) ☒ was not reached. h) ☒ No.

Substance of Interview including description of the general nature of what was agreed to if an agreement was reached, or any other comments:

Lost original case has been found on Apr 25 01. The missing paper has been collected and studied. Examiner has acknowledged the applicant the outstanding case is in top priority list.

(A fuller description, if necessary, and a copy of the amendments which the examiner agreed would render the claims allowable available, must be attached. Also, where no copy of the amendments that would render the claims allowable is available, a summary thereof must be attached.)

i) ☒ It is not necessary for applicant to provide a separate record of the substance of the interview (if box is checked).

Unless the paragraph above has been checked, THE FORMAL WRITTEN REPLY TO THE LAST OFFICE ACTION MUST INCLUDE THE SUBSTANCE OF THE INTERVIEW. (See MPEP section 713.04). If a reply to the last Office action has already been filed, APPLICANT IS GIVEN ONE MONTH FROM THIS INTERVIEW DATE TO FILE A STATEMENT OF THE SUBSTANCE OF THE INTERVIEW. See Summary of Record of Interview requirements on reverse side or on attached sheet.

Examiner Note: You must sign this form unless it is an Attachment to a signed Office action.

**EXHIBIT 5**

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Amos Intrater et al.

Appln. No.: 09/234,427

Filed: January 20, 1999

For: INTEGRATED DIGITAL SIGNAL  
PROCESSOR/GENERAL PURPOSE CPU  
WITH SHARED INTERNAL MEMORY

Group Art Unit: 2183

Examiner: D. Pan

RESPONSE (TO OFFICE ACTION DATED  
JUNE 19, 2001)

**CERTIFICATE OF MAILING**

Hereby certify that this correspondence is being deposited with the  
United States Postal Service, postage prepaid, in an envelope

Commissioner for Patents  
Washington, D.C. 20231

addressed to Box \_\_\_\_\_, Commissioner for Patents,  
Washington D.C. 20231-9999 on 10-19-01

Dated: 10-19-01

By: Robert L. King

Dear Sir:

In response to the Official Action mailed June 19, 2001, please amend the above-identified application as follows:

In the Claims

Please cancel claims 11-17, 19-26, 28-35, and 40-44.

The claims have been amended to read as follows:

18. (Amended) A data processing system comprising:
- a first bus;
  - a memory connected to the first bus;
  - a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and
  - a digital signal processor (DSP) connected to the first bus, the DSP having a register and starting execution of an instruction in response to the GPP loading information into the register, the DSP only executing a single instruction when said information is loaded into the register.

27. (Amended) A data processing system comprising:  
a first bus;  
a memory connected to the first bus;  
a general purpose processor (GPP) connected to the first bus, the GPP loading  
operands into the memory; and  
a digital signal processor (DSP) connected to the first bus, the DSP having a register  
and executing an instruction in response to the GPP loading information into the register, the  
information loaded into the register identifying the instruction, the DSP only executing a  
single instruction when said information is loaded into the register.

36. (Amended) A data processing system comprising:  
a first bus;  
a memory connected to the first bus;  
a general purpose processor (GPP) connected to the first bus, the GPP loading  
operands into the memory; and  
a digital signal processor (DSP) connected to the first bus, the DSP having a register,  
executing an instruction in response to the GPP loading information into the register, and  
retrieving operands required by the instruction from the memory by processing the  
information loaded into the register, the DSP only executing a single instruction when said  
information is loaded into the register.

REMARKS

Reconsideration of the application in view of the above amendments and the following remarks is requested. Claims 2-8 and 18, 27, and 36-39 are in this application. Claims 18, 27, and 36 have been amended. Claims 11-17, 19-26, 28-35, and 40-44 have been cancelled.

The Examiner rejected claims 11, 20, and 29 under 35 U.S.C. §251 as being an improper recapture of subject matter that was surrendered in the application for the patent upon which the present reissue is based. In addition, the Examiner rejected claims 11-17, 19-26, 28-35, and 40-44 under 35 U.S.C. §103(a) as being unpatentable over Parruck et al. (U.S. Patent No. 4,799,144) in view of Akagi et al. (U.S. Patent No. 4,467,414). As noted above, claims 11-17, 19-26, 28-35, and 40-44 have been cancelled.

The Examiner noted that claims 2-8 and 37-39 are allowable over the prior art of record. The Examiner also objected to claims 18, 27, and 36 as being dependent upon a rejected base claim, but noted that the claims would be allowable if amended to include the limitations of the base claim and any intervening claims. Claims 18, 27, and 36 have been amended to be in independent form, and include the limitations of the base claims.

Thus, for the foregoing reasons, it is submitted that all of the claims are in a condition for allowance. Therefore, the Examiner's early re-examination and reconsideration are respectively requested.

Respectfully submitted,

PILLSBURY WINTHROP LLP

Dated: 10-19-01

By: 

Mark C. Pickering  
Registration No. 36,239

Attorney for Assignee

50 Fremont Street, Fifth Floor  
San Francisco, CA 94105-2228  
Direct Dial Telephone No. (415) 983-1297  
Telephone: (415) 983-1000  
Facsimile: (415) 983-1200

APPENDIX

In the Claims

Please cancel claims 11-17, 19-26, 28-35, and 40-44.

Please amend the claims as follows:

18. (Amended) [The data processing system of claim 11 wherein] A data processing system comprising:

a first bus;

a memory connected to the first bus;

a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and

a digital signal processor (DSP) connected to the first bus, the DSP having a register and starting execution of an instruction in response to the GPP loading information into the register, the DSP only [executes] executing a single instruction when said information is loaded into the register.

27. (Amended) [The data processing system of claim 20 wherein] A data processing system comprising:

a first bus;

a memory connected to the first bus;

a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and

a digital signal processor (DSP) connected to the first bus, the DSP having a register and executing an instruction in response to the GPP loading information into the register, the information loaded into the register identifying the instruction, the DSP only [executes] executing a single instruction when said information is loaded into the register.

36. (Amended) [The data processing system of claim 29 wherein] A data processing system comprising:

a first bus;



a memory connected to the first bus;  
a general purpose processor (GPP) connected to the first bus, the GPP loading  
operands into the memory; and  
a digital signal processor (DSP) connected to the first bus, the DSP having a register,  
executing an instruction in response to the GPP loading information into the register, and  
retrieving operands required by the instruction from the memory by processing the  
information loaded into the register, the DSP only [executes] executing a single instruction  
when said information is loaded into the register.

09/234,427

PATENT

**EXHIBIT 6**



UNITED STATES DEPARTMENT OF COMMERCE  
Patent and Trademark Office  
Address: COMMISSIONER OF PATENTS AND TRADE  
Washington, D.C. 20231

SERIAL NUMBER	FILING DATE	FIRST NAMED APPLICANT	ATTORNEY DOCKET
---------------	-------------	-----------------------	-----------------

RECEIVED

MAY 29 2002

PW SF IP Patent Dept.

EXAMINER

ART UNIT

PAPER NUM

DATE MAILED:

## EXAMINER INTERVIEW SUMMARY RECORD

All participants (applicant, applicant's representative, PTO personnel):

(1) Robin King (3) \_\_\_\_\_  
(2) Dan Park (4) \_\_\_\_\_

Date of interview

05/29/02Type: ☒ Telephonic ☐ Personal (copy is given to ☐ applicant ☐ applicant's representative).Exhibit shown or demonstration conducted: ☐ Yes ☒ No. If yes, brief description: \_\_\_\_\_Agreement ☒ was reached with respect to action not received ☐ was not reached.Claims discussed: NONEIdentification of prior art discussed: NONEDescription of the general nature of what was agreed to if an agreement was reached, or any other comments: Non-final

Final action was sent to applicant on 05/29/02 with the wrong address. Examiner agrees to send a duplicate copy of the office action to the new address set forth in the fax paper on May 29 and restart the statutory period for three months for response.

(A fuller description, if necessary, and a copy of the amendments, if available, which the examiner agreed would render the claims allowable must be attached. Also, where no copy of the amendments which would render the claims allowable is available, a summary thereof must be attached.)

☒ 1. It is not necessary for applicant to provide a separate record of the substance of the interview.

Unless the paragraph below has been checked to indicate to the contrary, A FORMAL WRITTEN RESPONSE TO THE LAST OFFICE ACTION IS WAIVED AND MUST INCLUDE THE SUBSTANCE OF THE INTERVIEW (e.g., Items 1-7 on the reverse side of this form). If a response to the last action has already been filed, then applicant is given one month from this interview date to provide a statement of the substance of the interview.

☐ 2. Since the examiner's interview summary above (including any attachments) reflects a complete response to each of the objections, rejection requirements that may be present in the last Office action, and since the claims are now allowable, this completed form is considered to fulfill response requirements of the last Office action. Applicant is not relieved from providing a separate record of the substance of the interview box 1 above is also checked.



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/234.427	01/20/1999	AMOS INTRATER	NSC8-8400	6107

7590 03/27/2002  
MARK C PICKERING  
LIMBACH & LIMBACH  
2001 FERRY BUILDING  
SAN FRANCISCO, CA 94111

**RECEIVED**  
**MAY 29 2002**  
PW SF IP Patent Dept.

EXAMINER

PAN, DANIEL H

ART UNIT PAPER NUMBER

2183

DATE MAILED: 03/27/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**Application No.  
09/234,427

Applicant(s)

Intrater et al.

Examiner

Pan

Art Unit

2183

- The MAILING DATE of this communication appears on the cover sheet with the correspondence address -

**Period for Reply**A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE three MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136 (a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**1) ☒ Responsive to communication(s) filed on the amendment filed on 01/09/022a) ☐ This action is FINAL.2b) ☒ This action is non-final.3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 35 C.D. 11; 453 O.G. 213.**Disposition of Claims**4) ☒ Claim(s) 2-8, 18, 27, and 36-39 is/are pending in the application.

4a) Of the above, claim(s) \_\_\_\_\_ is/are withdrawn from consideration.

5) ☒ Claim(s) 2-8, 18, 27, and 36-39 is/are allowed.6) ☐ Claim(s) \_\_\_\_\_ is/are rejected.7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.8) ☐ Claims \_\_\_\_\_ are subject to restriction and/or election requirements.**Application Papers**9) ☐ The specification is objected to by the Examiner.10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are objected to by the Examiner.11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved.12) ☐ The oath or declaration is objected to by the Examiner.**Priority under 35 U.S.C. § 119**13) ☐ Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d).a) ☐ All b) ☐ Some\* c) ☐ None of:1. ☐ Certified copies of the priority documents have been received.2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\*See the attached detailed Office action for a list of the certified copies not received.

14) ☐ Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).**Attachment(s)**15) ☐ Notice of References Cited (PTO-802)16) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-946)17) ☒ Information Disclosure Statement(s) (PTO-1449) Paper No(s) 142718) ☒ Interview Summary (PTO-413) Paper No(s). herein19) ☐ Notice of Informal Patent Application (PTO-152)20) ☐ Other.

**Interview Summary**Application No.  
09/234,427

Applicant(s)

Intrater et al.

Examiner

Pan

Group Art Unit  
2183

All participants (applicant, applicant's representative, PTO personnel):

(1) Pan

(3) \_\_\_\_\_

(2) Mark Pickering

(4) \_\_\_\_\_

Date of Interview Mar 20, 2002

Type: a) ☒ Telephonic b) ☐ Video Conference  
 c) ☐ Personal [copy is given to 1) ☐ applicant 2) ☒ applicant's representative]

Exhibit shown or demonstration conducted: d) ☐ Yes e) ☒ No. If yes, brief description:Claim(s) discussed: 2-8, 18, 27, and 36-39

Identification of prior art discussed:

noneAgreement with respect to the claims f) ☒ Was reached. g) ☒ Was not reached. h) N/A.

Substance of Interview including description of the general nature of what was agreed to if an agreement was reached, or any other comments:

Applicant will file a supplemental amendment to correct the claims in accordance with the rules 1.121(h) and 1.173(d), and search for apparent missing data sheet NS32FX16 labeled as "Appendix A" in applicant's file record and prepare the microfiche. The appendix was misplaced due to apparent clerical error. To treat applicant fairly, the attached Office action is a non-final action.

(A fuller description, if necessary, and a copy of the amendments which the examiner agreed would render the claims allowable, if available, must be attached. Also, where no copy of the amendments that would render the claims allowable is available, a summary thereof must be attached.)

i) ☒ It is not necessary for applicant to provide a separate record of the substance of the interview (if box is checked).

Unless the paragraph above has been checked, THE FORMAL WRITTEN REPLY TO THE LAST OFFICE ACTION MUST INCLUDE THE SUBSTANCE OF THE INTERVIEW. (See MPEP section 713.04). If a reply to the last Office action has already been filed, APPLICANT IS GIVEN ONE MONTH FROM THIS INTERVIEW DATE TO FILE A STATEMENT OF THE SUBSTANCE OF THE INTERVIEW. See Summary of Record of Interview requirements on reverse side or on attached sheet.

Examiner Note: You must sign this form unless it is an Attachment to a signed Office action.

Application/Control Number: 09/234,427

Page 2

Art Unit: 2183

1. Claims 2-8, 18, 27, 36-39 remain for examination. Claims 1, 9, 10 have been surrendered in view of the reissue. Claims 11-17, 19-26, 28-35, 40-44 have been canceled.
2. The amendment filed on Jan. 09, 2002 have been received by the Office. In response to the applicant's request (see attached Interview Summary form), this written Office action is now being sent to the applicant to correct the following objections remained in the case, this is a non-final action which allows applicant reasonable time to respond :
  - 1) the amendment did not follow the new rules 37 C.F.R. 1.121(h) and 1.173(d);
  - 2) the 3.73(b) statement filed by applicant is incorrect. The correct assignment information of the parent case should be at Reel 6184 Frame 0772 and Reel 5262 Frame 0743. Applicant is kindly suggested to confirm the assignment information and file a new combined 3.73(b) statement in the next response.
  - 3) applicant will look into applicant's file record and search for the data sheet labeled as "Appendix A", and will prepare the file and file Appendix A in form of a microfiche. The date of the data sheet will be looked into.
3. Claims 11, 20, 29 were rejected under 35 U.S.C. §251 as being an improper recapture of subject matter that was surrendered in the application for the patent upon which the present reissue is based. In response from the applicant, claims 11, 20, 29 have been canceled.

Application/Control Number: 09/234,427

Page 3

Art Unit: 2183

4. Claims 18, 27, 36 have been amended to be independent form and included limitations of the base claims. Claims 2-8, 18, 27, 36-39 now are allowable over the art of record under the condition that the objections set forth above will be solved in the next response.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Daniel Pan whose telephone number is (703) 305 9696. The examiner can normally be reached on M-F from 8:00 AM to 4:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chan, can be reached on (703) 305 9712. The fax phone number for the organization where this application or proceeding is assigned are :

- a) before final (703) 746 7239
- b) after final (703) 746 7238
- c) Customer Service (703) 746 7240 .

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305 3900.

DANIEL H. PAN  
PRIMARY EXAMINER  
PT GROUP



09/234,427

PATENT

**EXHIBIT 7**



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/234,427	01/20/1999	AMOS INTRATER	NSC8-8400	6107

27271 7590 05/31/2002  
PILLSBURY WINTHROP LLP  
DOCKET/CALENDAR DEPARTMENT  
50 FREMONT STREET  
SAN FRANCISCO, CA 94105-2230

EXAMINER

PAN, DANIEL H

ART UNIT PAPER NUMBER

2183

DATE MAILED: 05/31/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

Rec'd 06-06-02  
LAW OFFICES OF M. PICKER

14299

# Office Action Summary

Application No.

09/234,427

Applicant(s)

Intrater et al.

Examiner

Pan

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

## Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE three MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136 (a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on the amendment filed on 01/09/02
- 2a) ☐ This action is FINAL.
- 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 35 C.D. 11; 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 2-8, 18, 27, and 36-39 is/are pending in the application.
- 4a) Of the above, claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 2-8, 18, 27, and 36-39 is/are allowed.
- 6) ☐ Claim(s) \_\_\_\_\_ is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claims \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are objected to by the Examiner.
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved.
- 12) ☐ The oath or declaration is objected to by the Examiner.

## Priority under 35 U.S.C. § 119

- 13) ☐ Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d).
- a) ☐ All b) ☐ Some\* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \*See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).

## Attachment(s)

- 15) ☐ Notice of References Cited (PTO-892)
- 16) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 17) ☒ Information Disclosure Statement(s) (PTO-1449) Paper No(s) 14277
- 18) ☒ Interview Summary (PTO-413) Paper No(s) herein
- 19) ☐ Notice of Informal Patent Application (PTO-152)
- 20) ☐ Other:

## Interview Summary

Application No.  
09/234,427

Applicant(s)  
Intrater et al.

Examiner  
Pan

Group Art Unit  
2183



All participants (applicant, applicant's representative, PTO personnel):

(1) Pan

(3) \_\_\_\_\_

(2) Mark Pickering

(4) \_\_\_\_\_

Date of Interview Mar 20, 2002

Type: a) ☒ Telephonic b) ☐ Video Conference  
c) ☐ Personal [copy is given to 1) ☐ applicant 2) ☒ applicant's representative]

Exhibit shown or demonstration conducted: d) ☐ Yes e) ☒ No. If yes, brief description:

Claim(s) discussed: 2-8, 18, 27, and 36-39

Identification of prior art discussed:  
none

Agreement with respect to the claims f) ☒ was reached. g) ☐ was not reached. h) N/A.

Substance of Interview including description of the general nature of what was agreed to if an agreement was reached, or an other comments:

Applicant will file a supplemental amendment to correct the claims in accordance with the rules 1.121(h) and 1.173(d), and search for apparent missing data sheet NS32FX16 labeled as "Appendix A" in applicant's file record and prepare the microfiche. The appendix was misplaced due to apparent clerical error. To treat applicant fairly, the attached Office action is non-final action.

(A fuller description, if necessary, and a copy of the amendments which the examiner agreed would render the claims allowable, must be attached. Also, where no copy of the amendments that would render the claims allowable is available, a summary thereof must be attached.)

i) ☒ It is not necessary for applicant to provide a separate record of the substance of the interview (if box is checked).

Unless the paragraph above has been checked, THE FORMAL WRITTEN REPLY TO THE LAST OFFICE ACTION MUST INCLUDE THE SUBSTANCE OF THE INTERVIEW. (See MPEP section 713.04). If a reply to the last Office action has already been filed, APPLICANT IS GIVEN ONE MONTH FROM THIS INTERVIEW DATE TO FILE A STATEMENT OF THE SUBSTANCE OF THE INTERVIEW. See Summary of Record of Interview requirements on reverse side or on attached sheet

Examiner Note: You must sign this form unless it is an Attachment to a signed Office action.

1. Claims 2-8, 18, 27, 36-39 remain for examination. Claims 1, 9, 10 have been surrendered in view of the reissue. Claims 11-17, 19-26, 28-35, 40-44 have been canceled.
2. The amendment filed on Jan. 09, 2002 have been received by the Office. In response to the applicant's request (see attached Interview Summary form), this written Office action is now being sent to the applicant to correct the following objections remained in the case, this is a non-final action which allows applicant reasonable time to respond :
  - 1) the amendment did not follow the new rules 37 C.F.R. 1.121(h) and 1.173(d);
  - 2) the 3.73(b) statement filed by applicant is incorrect. The correct assignment information of the parent case should be at Reel 6184 Frame 0772 and Reel 5262 Frame 0743. Applicant is kindly suggested to confirm the assignment information and file a new combined 3.73(b) statement in the next response.
  - 3) applicant will look into applicant's file record and search for the data sheet labeled as "Appendix A", and will prepare the file and file Appendix A in form of a microfiche. The date of the data sheet will be looked into.
3. Claims 11, 20, 29 were rejected under 35 U.S.C. §251 as being an improper recapture of subject matter that was surrendered in the application for the patent upon which the present reissue is based. In response from the applicant, claims 11, 20, 29 have been canceled.

Art Unit: 2183


4. Claims 18, 27, 36 have been amended to be independent form and included limitations of the base claims. Claims 2-8,18,27,36-39 now are allowable over the art of record under the condition that the objections set forth above will be solved in the next response.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Daniel Pan whose telephone number is (703) 305 9696. The examiner can normally be reached on M-F from 8:00 AM to 4:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chan, can be reached on (703) 305 9712. The fax phone number for the organization where this application or proceeding is assigned are :

- a) before final (703) 746 7239
- b) after final (703) 746 7238
- c) Customer Service (703) 746 7240 .

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305 3900.

  
DANIEL PAN  
PRIMARY EXAMINER  
DI CACUP

FORM PTO-1449 (Modified) (Rev. 7-80)		U.S. Dept. of Commerce Patent and Trademark Office		Atty Docket No. NSC8-8400		Patent No. 5,630,153	
INFORMATION DISCLOSURE CITATION				Applicant(s) Amos Intrater et al.			
(Use several sheets if necessary)				Issue Date May 13, 1997		Group <i>213</i>	
U.S. PATENT DOCUMENTS							
*Examiner Initials		Document Number	Date	Name	Class	Subclass	Filing Date
	AA						
	AB						
FOREIGN PATENT DOCUMENTS							
*Examiner Initials		Document Number	Date	Country	Class	Subclass	Translation YES NO
	AC						
OTHER DOCUMENTS							
<i>h</i>	AD	Digital Signal Processing Applications with the TMS320 Family, Vol. 1, Edited by Kun-Shan Lin Ph.D., September 1989, pages 12, 369-373, and 375-378 (Pages 369-373 and 375-378 are from Chapter 13, TMS32020 and MC68000 Interface, by Charles Crowell).					
<div style="display: flex; justify-content: space-between;"> <div style="width: 50%;">Examiner </div> <div style="width: 50%;">Date Considered <i>8/28/92</i></div> </div>							
<p>* Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.</p>							

*IDS cited*  
~~*filed*~~ *on 12/28/98*  
*D.P.*


09/234,427

PATENT

**EXHIBIT 8**



Physical Dimensions Inches (Millimeters)



Plastic Chip Carrier (V)  
Order Number NS32FX16V-15 or NS32FX16V-20 or NS32FX16V-25  
NS Package Number V68A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT SYSTEMS OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

**Warranty**  
National Semiconductor Corporation warrants that the product described herein will be free from defects in materials and workmanship under normal use and handling for a period of 18 months from the date of shipment from National Semiconductor Corporation. This warranty is void if the product is used in a manner not intended by National Semiconductor Corporation. For more information, contact your National Semiconductor representative or write to National Semiconductor Corporation, P.O. Box 58090, Santa Clara, CA 95052.

**National Semiconductor**

ADVANCED INFORMATION  
January 1990

**NS32FX16-15/NS32FX16-20/NS32FX16-25  
High Performance FAX Processor**

**General Description**

The NS32FX16 is a high-performance 32-bit Embedded System Processor that is optimized for Group 2 and Group 3 Facsimile applications. Data Modems, Voice Mail systems and Laser Printers. It performs all the computations and control functions required for a stand-alone FAX system, a PC add-in FAX/Data modem card or a Laser/FAX system. The NS32FX16 can execute, in real time, V.29 (9600 bps and 7200 bps), V.27 (4800 bps and 2400 bps), and V.21. The NS32FX16 incorporates four main modules: the NS32C016 compatible CPU Core, a 384-Byte Memory Array, a FAX Accelerator Module and a Bus Interface Unit.

The CPU Core incorporates a full 32-bit ALU and 32-bit internal data bus. This processor also supports a 16-Mbyte linear address space, a 16-bit external data bus and an 8-byte prefetch queue.

The FAX Accelerator Module (FAM) executes vector operations on complex variables and is optimized for Modem applications. It is designed to enhance performance on modern Digital Signal Processing (DSP) primitives while preserving the CPU core's structure and programming model. The vector


operations can be used to efficiently implement FIR filters and other DSP primitives.

The FAM is attached to the CPU core via the internal I/O Bus. It is treated as a memory mapped I/O device, occupying a reserved memory space. The CPU controls this module via a set of memory mapped registers. The module reduces the load of the main processor by fetching operands using its own address generator. In order to save bus bandwidth, the FAM stores the coefficients of the various filters in an internal 384-byte Memory Array. The 384-byte Memory Array is a shared resource and is usable by both the FAM and the CPU core.

Besides the highly efficient architecture and the addition of the FAM, the NS32FX16 supports all the NS32C016 instructions (including 107 graphic enhancements like BitBLT (Bit-aligned Block Transfer) operations and other special graphic instructions). These graphic enhancements can be used to support Postscript™ applications such as printers and laser FAX machines.

The microprocessor is packed in a 68-pin Plastic Leaded Chip Carrier (PLCC) package.

**Block Diagram**



**Features**

- 32-bit architecture and implementation
- 16-Mbyte linear addressing space
- On-chip FAX Accelerator Module for DSP support
- Special support for graphics applications
  - 18 graphics instructions
  - Efficient fonts and pattern handling
  - Interface to an external BitBLT processing unit for fast color BitBLT operations
- 384-byte on-chip 1RAM array
- Operating frequency 15, 20, and 25 MHz
- Binary compatible with the Series 32000™ family
- Floating point support via the NS32081 or the NS3201
- Power save mode
- Double-metal CMOS technology
- 68 pin PLCC package
- On-chip clock generator

Embedded System Processor ©, Series 32000™ and Tri-STATE™ are registered trademarks of National Semiconductor Corporation. Postscript™ is a trademark of Adobe Systems Inc.

The NS32FX16 is a high speed CMOS microprocessor in National's Embedded System Processor family. It includes two main execution units: the NS32C16 compatible CPU Core and the FAX Accelerator Module. The CPU Core is designed for general purpose computations and system control functions. The FAX Accelerator Module is tuned to perform the DSP primitives needed in Voice Band Modems. The NS32FX16 also incorporates a 384-byte Memory Array as a shared resource for both the CPU core and the FAX Accelerator Module. These features make the NS32FX16 an optimal solution for applications in which both general purpose and DSP computations are needed. Such applications include FAX Modem, Voice Compression, and Voice Mail systems.

The NS32FX16 is software-compatible with all other CPUs in the family. The device incorporates all of National's Embedded System Processor advanced architectural features, with the exception of the virtual memory capability.

Brief descriptions of the NS32FX16 features that are shared with other members of the family are provided below:

**Powerful Addressing Modes.** Nine addressing modes available to all instructions are included to access data structures efficiently.

**Data Types.** The architecture provides for numerous data types, such as byte, word, doubleword, and BCD, which may be arranged into a wide variety of data structures.

**Symmetric Instruction Set.** While avoiding special case instructions that compilers can't use, National's Embedded System Processor family incorporates powerful instructions for control operations, such as array indexing and external procedure calls, which save considerable space and time for compiled code.

**Memory-to-Memory Operations.** National's Embedded System Processor CPUs represent two-address machines. This means that each operand can be referenced by any one of the addressing modes provided.

This powerful memory-to-memory architecture permits memory locations to be treated as registers for all useful operations. This is important for temporary operands as well as for context switching.

**Large, Uniform Addressing.** The NS32FX16 has 32-bit address pointers that can address up to 16 Mbytes of external memory without any segmentation. This addressing scheme provides flexible memory management without added-on expense.

**Modular Software Support.** Any software package for National's Embedded System Processor family can be developed independent of all other packages, without regard to individual addressing. In addition, ROM code is totally relocatable and easy to access, which allows a significant reduction in hardware and software costs.

**Software Processor Concept.** National's Embedded System Processor architecture allows expansions of the instruction set that can be executed by Floating Point slave processors, acting as extensions to the CPU. Current Floating Point slave processors of the Embedded System Processor family are the NS32001 and the NS32001.

To summarize, the architectural features cited above provide three primary performance advantages and characteristics:

- High-Level Language Support
- Easy Future Growth Path
- Application Flexibility

## Table of Contents

<b>1.0 PRODUCT INFORMATION</b>	<b>3.4.7 Internal Cycles</b>
<b>2.0 ARCHITECTURAL DESCRIPTION</b>	<b>3.4.8 Initiated by Off-Chip DMA Controller</b>
2.1 Interrupt Set	<b>3.4.9 Slave Processor Communication</b>
2.1.1 General Purpose Registers	<b>3.4.9.1 Slave Processor Bus Cycles</b>
2.1.2 Address Registers	<b>3.4.9.2 Slave Operand Transfer Sequences</b>
2.1.3 Processor Status Register	<b>3.5 Bus Access Control</b>
2.1.4 Configuration Register	<b>3.6 Instruction Execution and Status</b>
<b>2.2 Memory Organization</b>	<b>3.7 Exception Processing</b>
2.2.1 Addressing Mapping	<b>3.7.1 Exception Acknowledge Sequence</b>
2.2.2 Dedicated Tables	<b>3.7.2 Returning from an Exception Service Procedure</b>
<b>2.3 Instruction Set</b>	<b>3.7.3 Maskable Interrupts</b>
2.3.1 General Instruction Format	<b>3.7.3.1 Non-Vectored Mode</b>
2.3.2 Addressing Modes	<b>3.7.3.2 Vectored Mode: Non-Cascaded Case</b>
2.3.3 Instruction Set Summary	<b>3.7.3.3 Vectored Mode: Cascaded Case</b>
<b>2.4 Graphics Support</b>	<b>3.7.4 Non-Maskable Interrupt</b>
2.4.1 Frame Buffer Addressing	<b>3.7.5 Traps</b>
2.4.2 BiBLIT Fundamentals	<b>3.7.6 Instruction Tracing</b>
2.4.2.1 Frame Buffer Architecture	<b>3.7.7 Priority Among Exceptions</b>
2.4.2.2 Bit Alignment	<b>3.7.8 Exception Acknowledge Sequences: Detail Flow</b>
2.4.2.3 Block Boundaries and Destination Masks	<b>3.7.8.1 Maskable/Non-Maskable Interrupt Sequence</b>
2.4.2.4 BiBLIT Directions	<b>3.7.8.2 Trap Sequence: Traps Other Than Trace</b>
2.4.2.5 BiBLIT Variations	<b>3.8 Slave Processor Instructions</b>
<b>2.4.3 Graphics Support Instructions</b>	<b>3.8.1 Slave Processor Protocol</b>
2.4.3.1 BiBLIT (Bit-aligned Block Transfer)	<b>3.8.2 Floating-Point Instructions</b>
2.4.3.2 Pattern Fill	<b>4.0 DEVICE SPECIFICATIONS</b>
2.4.3.3 Data Compression, Expansion and Magnify	<b>4.1 Pin Descriptions</b>
2.4.3.3.1 Magnifying Compressed Data	<b>4.1.1 Supplies</b>
<b>2.5 FAX Accelerator Module</b>	<b>4.1.2 Input Signals</b>
2.5.1 FAM Operations	<b>4.1.3 Output Signals</b>
2.5.1.1 Complex Number Representation	<b>4.1.4 Input/Output Signals</b>
2.5.1.2 Mac Operation	<b>4.2 Absolute Maximum Ratings</b>
2.5.1.3 Instruction Set	<b>4.3 Electrical Characteristics</b>
2.5.1.4 Circular Buffers	<b>4.4 Switching Characteristics</b>
2.5.1.5 Performance Considerations	<b>4.4.1 Definitions</b>
<b>2.5.2 FAM Registers and I/O Array</b>	<b>4.4.2 Timing Tables</b>
2.5.2.1 I/O Array Coefficient Array C[0]..C[95]	<b>4.4.2.1 Output Signals: Internal Propagation Delay, NS32FX16-15, NS32FX16-20 and NS32FX16-25</b>
2.5.2.2 Multiplier Input Register Y	
2.5.2.3 Accumulator A	
2.5.2.4 Data Pointer DPTR	
2.5.2.5 Coefficient Memory Vector Pointer CPTR	
2.5.2.6 Control Register CIL	
2.5.2.7 Status Register ST	
<b>3.0 FUNCTIONAL DESCRIPTION</b>	<b>Appendix A: Instruction Formats</b>
3.1 Power and Grounding	<b>Appendix B: NS32FX16 Instruction Timing</b>
3.2 Clocking	<b>B.1 Introduction</b>
3.2.1 Power Save Mode	<b>B.2 Assumptions</b>
3.3 Resolving	<b>B.2.1 Definitions</b>
3.4 Bus Cycles	<b>B.2.2 Interpreting the Table</b>
3.4.1 Bus Status	<b>B.2.3 Calculating the Effects of Shift Values</b>
3.4.2 Basic Read and Write Cycles	<b>B.2.4 Calculating the Effects of Wait States</b>
3.4.3 Cycle Extension	<b>B.3 NS32FX16 General Instruction Timing</b>
3.4.4 Data Access Sequences	<b>B.3.1 Assumptions</b>
3.4.4.1 Bit Accesses	<b>B.3.2 Definitions</b>
3.4.4.2 Bit Field Accesses	<b>B.3.3 Calculation of Total Execution Time (TEX)</b>
3.4.4.3 Extending Multiple Accesses	<b>B.3.4 Notes on Table Use</b>
3.4.5 Instruction Fetches	<b>B.3.5 Example of Table Usage</b>
3.4.6 Interrupt Control Cycles	<b>B.3.6 NS32081 Floating-Point Execution Times</b>
	<b>B.4 FAX Accelerator Module Performance</b>
	<b>B.4.1 Assumptions</b>
	<b>B.4.2 Definitions</b>
	<b>B.4.3 FAX Performance in Clock Cycles</b>

NS32FX16 Internal CPU Core Registers.....	2-1
Processor Status Register (PSR).....	2-2
Configuration Register (CFG).....	2-3
NS32FX16 Memory Organization.....	2-4
Module Descriptor Format.....	2-5
A Sample Link Table.....	2-6
General Instruction Format.....	2-7
Index Byte Format.....	2-8
Displacement Encodings.....	2-9
Correspondence between Linear and Cartesian Addressing.....	2-10
32-Pixel by 32-Scan Line Frame Buffer.....	2-11
Overlapping BiBLT Blocks.....	2-12
IR Instructions Format.....	2-13
BITWT Instruction Format.....	2-14
EXTBLT Instruction Format.....	2-15
MOVMP Instruction Format.....	2-16
TBIT Instruction Format.....	2-17
SBITS Instruction Format.....	2-18
SBITPS Instruction Format.....	2-19
Bus Activity for a Simple BiBLT Operation.....	2-20
FAX Accelerator Module Block Diagram.....	2-21
Memory Organization of a Complex Vector.....	2-22
Power and Ground Connections.....	3-1
Crystal Interconnections - 30 MHz.....	3-2(a)
Crystal Interconnections - 40 MHz, 50 MHz.....	3-2(b)
Recommended Reset Connections.....	3-3
General Reset Timing.....	3-4
Power-on Reset Requirements.....	3-5
Bus Connections.....	3-6
On-Chip Read Cycle Timing.....	3-7
On-Chip Write Cycle Timing.....	3-8
Extension of an On-Chip Read Cycle.....	3-9
Memory Interface.....	3-10
On-Chip Read Cycle.....	3-11(a)
On-Chip Write Cycle.....	3-11(b)
DMAC Initiated Bus Cycle.....	3-12
System Connection Diagram with the NS32081 FPU.....	3-13(a)
System Connection Diagram with the NS32081 FPU.....	3-13(b)
Slave Processor Read Cycle.....	3-14
Slave Processor Write Cycle.....	3-15
HOLD Timing, Bus Initially Idle.....	3-16
HOLD Timing, Bus Initially Not Idle.....	3-17
Interrupt Dispatch and Cascade Tables.....	3-18
Exception Acknowledge Sequence.....	3-19
Return from Trap (RETT n) Instruction Flow.....	3-20
Return from Interrupt (RETI) Instruction Flow.....	3-21
Interrupt Control Unit Connections (16 Levels).....	3-22
Cascaded Interrupt Control Unit Connections.....	3-23
Service Sequence.....	3-24
Slave Processor Protocol.....	3-25
Slave Processor Status Word Format.....	3-26
Connection Diagram.....	4-1
Timing Specifications Standard (Signal Valid After Clock Edge).....	4-2
Timing Specifications Standard (Signal Valid Before Clock Edge).....	4-3
Read Cycle.....	4-4
Write Cycle.....	4-5
On-Chip and On-Chip Read Cycles.....	4-6
DMAC Initiated Bus Cycle.....	4-7

## B.4 FAX ACCELERATOR MODULE

### PERFORMANCE

#### B.4.1 Assumptions

The FAM instruction execution starts with the CPU core writing to the CTR register. The execution time is counted from T3 of this transaction until all the results are ready, either in the Accumulator or in the Coefficient array.

It is assumed that there are:

- No wait states in FAM initiated read cycles
- No external HOLD request during the FAM operation by VCMAD, VCMUL, and VCMAC instructions.

#### B.4.2 Definitions

**N** Number of elements in complex vector  
**TFAM** Number of clock cycles to execute the instruction

#### B.4.3 FAM Performance in Clock Cycles

FAM instruction	TFAM
VCMAD	9 + (N - 8)
VCMUL	9 + (N - 8)
VCMAC	6 + (N - 8)
VCMAG	5 + (N - 8)

### List of Illustrations (Continued)

tions are used, as given below:

**Standard Floating (32 bits): 1 = 1**

**Long Floating (64 bits):** 1 = 2

**TI-4 always**

The time required to undertake

Word: **Il-2**  
Bye: **Il-2**

Double word:  $\pi = 4$

**TABLE B-5. Floating-Point Instruction Execution Times**

MONIC	CASE	TEA	TOPD	TOP1	T1	T1	LCY
I	<AMB>	2	21	-	-	21	23
	<RR>	-	-	-	-	-	27
	<ARB>	1	1	-	-	1	23
	<RAB>	-	1	-	-	1	27
I, SUBI	<AMB>	2	31	-	-	31	70
	<RR>	1	-	-	-	-	74
	<ARB>	-	1	-	-	1	70
	<RAB>	1	21	-	-	21	70
I	<AMB>	2	31	-	-	31	30,141
	<RR>	-	-	-	-	-	30,141
	<ARB>	1	21	-	-	21	30,141
	<RAB>	1	21	-	-	21	30,141
I, NEGI	<AMB>	2	31	-	-	31	55,300
	<RR>	-	-	-	-	-	55,300
	<ARB>	1	1	-	-	1	55,300
	<RAB>	1	21	-	-	21	55,300
I	<AMB>	1	21	-	-	21	20
	<RR>	-	-	-	-	-	24
	<ARB>	1	1	-	-	1	20
	<RAB>	-	-	-	-	-	24
LF	<AMB>	1	21	-	-	21	45
	<RR>	-	-	-	-	-	45
	<ARB>	1	1	-	-	1	45
	<RAB>	-	-	-	-	-	45
FL	<AMB>	1	3	-	-	3	27
	<RR>	-	-	-	-	-	23
	<ARB>	1	2	-	-	2	23
	<RAB>	-	-	-	-	-	27
I, I	<AMB>	1	3	-	-	3	26
	<RR>	-	-	-	-	-	22
	<ARB>	1	1	-	-	1	22
	<RAB>	-	-	-	-	-	26
I, I	<AMB>	1	2	-	-	2	26
	<RR>	-	-	-	-	-	22
	<ARB>	1	1	-	-	1	22
	<RAB>	-	-	-	-	-	26
NDI, TRUNCN	<AMB>	1	1	-	-	1	53
	<RR>	-	-	-	-	-	53
	<ARB>	1	1	-	-	1	53
	<RAB>	-	-	-	-	-	53
JRG	<AMB>	-	-	-	-	-	66
	<RR>	-	-	-	-	-	13
I	<AMB>	1	1	-	-	1	18
	<RR>	-	-	-	-	-	18

## List of Tables

HOLD Acknowledge (Bus Initially Not Idle).....	4-8
HOLD Acknowledge (Bus Initially Idle).....	4-10
Slave Processor Write Timing.....	4-11
Slave Processor Read Timing.....	4-12
SPC Timing.....	4-13
Relationship of PFS to Clock Cycles.....	4-14
Interlocked Bus Cycle.....	4-15
Clock Waveforms.....	4-16
Power-On Reset.....	4-17
Non-Power-On Reset.....	4-18
NMI Interrupt Signal Timing.....	4-18
INT Interrupt Signal Detection.....	4-19

## List of Tables

NS32FX16 Addressing Modes.....	2-1
NS32FX16 Instruction Set Summary.....	2-2
op and v Field Encodings.....	2-3
FAX Accelerator Instruction Set Summary.....	2-4
Circular Buffer Size.....	2-5
FAM Register Address Map.....	2-6
External Oscillator Specifications.....	3-1
Bus Cycle Categories.....	3-2
Access Sequences.....	3-3
Interrupt Sequences.....	3-4
Interrupt Sequences.....	3-5
Floating-Point Instruction Protocols.....	B-1
Average Execution Time.....	B-2
Shift > B.....	B-3
Average Execution with Wait States.....	B-4
Instruction Timing Parameters.....	B-5
Floating-Point Instruction Execution Times.....	B-5

[illegible]

## 1.1 NS32FX16 SPECIAL FEATURES

In addition to the above National Embedded System Processor features, the NS32FX16 provides features that make the device extremely attractive for a wide range of applications where Digital Signal Processing, graphics support, low chip count, and low power consumption are required.

The most relevant of these features are the enhanced Digital Signal Processing performance, which makes the chip very attractive for usage in facsimile, and the graphics support capabilities, that can be used in applications such as printers, CRT terminals and other varieties of display systems, where text and graphics are to be handled.

Graphics support is provided by eighteen instructions that allow operations such as BiBTLT, data compression/expansion, fills, and line drawing, to be performed very efficiently. In addition, the device can be easily interfaced to an external BiBTLT Processing Unit (BPU) for high BiBTLT performance.

The NS232FX16 allows systems to be built with a relatively small amount of random logic. With three external DMA support, the bus can be highly optimized to allow simple interfacing to a large variety of RAMs and peripheral devices. All the relevant bus accesses and clock signals are generated on-chip. The signal and clock signals are also incorporated on-chip. Cycle attention logic is also incorporated on-chip.

The device is fabricated in a low-power, double metal, CMOS technology. It also includes a power-save feature that allows the clock to be slowed down under software control, thus minimizing the power consumption. This feature can be used in those applications where power saving during periods of low performance demand is highly desirable.

The bus characteristics and the power save feature are described in the "Functional Description" section. A description of the FAX Acceleration Module is provided in Section 2.5. A general overview of DnTLI operations and a description of the graphics support instructions is provided in Section 2.4. Details on all the NS32C616 Prime instructions can be found in the NS32C616 Prime/Intel Display Processor Programmer's Reference Supplement and the related NS32C616 supplement.

Below is a summary of the instructions that are directly accessible to graphics along with their intended use.

**Instruction**

**Applicator**

**TRIAND  
TRIFOR  
TRIOR  
TRIXOR**

The TriBLT group of instructions provides a method of quickly imaging characters, creating patterns, windowing and other block oriented objects.

**EXIBIT**  
**MOVMP**  
Move Multiple Pattern is a very fast instruction for clearing memory and

**RESULTS**

**TOOLS**

Test Bit String will measure the length of 1's or 0's in an image, supporting many data compression methods (JLL). T01ITS may also be used to test for boundaries of images.

**Instruction**

### Application

**SOIIS**  
SoIthi String is a very fast instruction for lifting objects, outline characters and drawing horizontal lines. The SOIIS and SOIIS instructions support the CCIT 4 SOIIS instructions for compression and decompression algorithms used by Group 3 and Group 4 facsimile machines.

**SOITPS**  
Sol Bit Perpendicular String is a very fast instruction for drawing vertical, horizontal and 45° lines. In printing applications SOITPS and SOITPS may be used to express portrait and landscape respectively from the same compressed font data. The size of the character may be scaled as it is drawn.

**The Bit Group of instructions enable single pixels anywhere in memory to be set, cleared, tested or inverted.**

1311

INDEX

**INDEX**

The **INDEX** instruction combines a multiply-add sequence into a single instruction. This provides a fast translation of an X:Y address to a pixel relative address.

9

## 2.0 Architectural Description

## 2.1 REGISTER SET

The NS32EX16 CPU core has 17 internal registers grouped according to function as follows: 8 general purpose, 7 address, 1 processor status and 1 configuration. Figure 2-1 shows the NS32EX16 internal registers of the CPU core.

Besides the CPU core registers, the NS32FX16 also has 6 registers, FAX Accelerators and 384 byte RAM which can be accessed as memory-mapped I/O. Refer to section 2.5 for more details.




FIGURE 2-1. NS32FX16 Internal CPU Core

TABLE B-4. Instruction Timing Parameters	
Instruction	Parameters

Mnemonic	TEA	TOPB	TOPW	TOPD	TOPI	TCI	LC	Notes
INP	2	-	-	2	1	28.39	-	Input in memory
INS	1	-	-	-	1	28.96	-	Input in register
INSS	2	-	-	2	1	39.49	-	
JST	1	-	-	1	1	54.15	-	
JMP	1	-	-	-	-	27.6	-	
LPH	1	-	-	-	1	19.33	-	
LSH	2	1	-	-	2	14.45	-	
Mb	2	-	-	-	4	23	16	
MO	2	-	-	-	3	54.73	16	<M><MB><Rb>
MOV	2/10	-	-	-	2/10	1/33	-	n = # of elements in block
MOV4	2	-	-	-	2n	3n.20	-	<M><Rb>
MOV4	1/0	-	-	-	1/0	23	-	See graphics instructions
MOV5	-	-	-	-	-	-	-	B, W and/or
MOV5	-	-	-	-	2n	24n.54	-	M option in effect
MOV5	-	-	-	-	-	-	-	Translated
MOV5T	-	n	-	-	2n	27n.54	-	
MOV5ID	2	1	-	1	-	6	-	
MOV5IW	2	1	1	-	-	6	-	
MOV5W	2	-	1	1	-	6	-	
MOV5W	2	1	1	1	-	5	-	
MOV5W	2	1	1	-	-	5	-	
MOV5W	2	-	-	-	-	5	-	
MULT	2	-	-	-	3	15	16	
NEG	2	-	-	-	2	5	16	
NOP	-	-	-	-	-	3	-	
NOT	2	-	-	-	2	5	-	
OUT	2/10	-	-	-	3/10	3/44	-	<M><MB><Rb>
OUT	2	-	-	-	-	49.55	16	
OUT	2	-	-	-	3	57.62	16	
RESTORE	-	-	-	n	-	5n+12	-	n = # of general registers restored
RET	-	-	-	1	-	27.6	-	
RET	-	1	3	3	-	39.45	-	
RET	-	-	2	2	-	35.41	-	
RET	2	1	-	-	2	14.45	-	
RET	-	-	1	2	-	27.6	-	
Second	1	-	-	-	-	1	9/10	False/True
SAVE	-	-	-	n	-	4n+13	-	n = # of general registers saved
SHL	2/1	2/0	-	-	1	15/7	-	<M><Rb>
SHL	2/1	2/0	-	-	1	15/7	-	<M><Rb>
SEIFG	-	-	-	-	-	15	-	
SKIP	-	-	-	-	n	27n.51	-	n = # of elements, not translated
SKIP	-	n	-	-	n	30n.51	-	Translated
SRH	1	-	-	-	1	21.27	-	<M><MB><Rb>
SRH	2/10	-	-	-	3/10	3/44	-	<M><MB><Rb>
SRH	2/10	-	-	-	3/10	3/44	-	<M><MB><Rb>
SRH	2	-	-	-	3	16/18	-	no carry/carry
SYC	-	-	4	3	-	40	-	<M><Rb>
SYC	2/1	1/0	-	-	1	14/4	-	<M><Rb>
WAIT	-	-	-	-	-	6.7	-	7 - until an interrupt occurs
WAIT	-	-	-	-	-	-	-	<M><MB><Rb>

# Appendix B: NS32FX16 Instruction Timing (Continued)

TABLE B-4. Instruction Timing Parameters

INSTRONIC	TEA	TOPB	TOPW	TOPD	TOPI	TCY	L	NOTES
INSTRONIC	2	-	-	-	2	9/8	-	src < 0 > = 0
INSTRONIC	1	-	-	-	2	16/15/21	-	<M>, no branch/branch
INSTRONIC	1	-	-	-	2	16/17/22	-	<I>, no branch/branch
INSTRONIC	2/1/0	-	-	-	3/1/0	3/4/4	-	<M><M1><M2><M3>
INSTRONIC	2/1/0	-	-	-	3/1/0	3/4/4	-	<M><M1><M2><M3>
INSTRONIC	2	-	-	-	3	16/18	-	no carry/carry
INSTRONIC	1/0	-	-	-	2/0	6/4	-	<M><M1>
INSTRONIC	2/1	-	-	-	1/0	2/3	-	<M><M1><M2>
INSTRONIC	1	-	-	-	1	6	-	<M><M1><M2><M3>
INSTRONIC	2/1/0	-	-	-	3/1/0	3/4/4	-	<M><M1><M2><M3>
INSTRONIC	2	-	-	-	2	14/5	-	no branch/branch
INSTRONIC	1	-	-	-	1	7/6/10	-	<M><M1><M2><M3>
INSTRONIC	2/1/0	-	-	-	3/1/0	3/4/4	-	<M><M1><M2><M3>
INSTRONIC	1	-	-	-	1	18/22	-	<M><M1><M2><M3>
INSTRONIC	1	-	-	-	1	30/34	-	<M><M1><M2><M3>
INSTRONIC	1	-	-	-	1	18/22	-	<M><M1><M2><M3>
INSTRONIC	1	-	-	-	1	30/34	-	<M><M1><M2><M3>
INSTRONIC	1	-	-	-	1	40	-	<M><M1><M2><M3>
INSTRONIC	1	-	-	-	1	4/0	-	<M><M1><M2><M3>
INSTRONIC	1	-	-	-	1	6/16	-	<M><M1><M2><M3>
INSTRONIC	1	-	-	-	1	4/9	-	<M><M1><M2><M3>
INSTRONIC	2/1	-	-	-	1	15/7	-	<M><M1><M2><M3>
INSTRONIC	2/1	-	-	-	1	15/7	-	<M><M1><M2><M3>
INSTRONIC	2	-	-	-	3	7/10/11	-	<M><M1><M2><M3>
INSTRONIC	2/1/0	-	-	-	2/1/0	3	-	<M><M1><M2><M3>
INSTRONIC	2	-	-	-	2	9/1 + 24	-	<M><M1><M2><M3>
INSTRONIC	1/0	-	-	-	1/0	3	-	<M><M1><M2><M3>
INSTRONIC	-	-	-	-	2	35/1 + 53	-	<M><M1><M2><M3>
INSTRONIC	-	-	-	-	2	36/1 + 53	-	<M><M1><M2><M3>
INSTRONIC	2	-	-	-	2	7	-	<M><M1><M2><M3>
INSTRONIC	2	-	-	-	1	16/21	-	<M><M1><M2><M3>
INSTRONIC	1	-	-	-	3	13/18	-	<M><M1><M2><M3>
INSTRONIC	2/1	-	-	-	5/1	36/31	-	<M><M1><M2><M3>
INSTRONIC	-	-	-	-	3	3/4/7	-	<M><M1><M2><M3>
INSTRONIC	2	-	-	-	3	56/68	-	<M><M1><M2><M3>
INSTRONIC	-	-	-	-	4	1 + 18	-	<M><M1><M2><M3>
INSTRONIC	-	-	-	-	n + 1	5	-	<M><M1><M2><M3>
INSTRONIC	-	-	-	-	n + 1	5	-	<M><M1><M2><M3>
INSTRONIC	2	-	-	-	1	19/29	-	<M><M1><M2><M3>
INSTRONIC	2	-	-	-	1	17/51	-	<M><M1><M2><M3>
INSTRONIC	2	-	-	-	1	26/36	-	<M><M1><M2><M3>
INSTRONIC	2	-	-	-	1	24/28	-	<M><M1><M2><M3>
INSTRONIC	2	-	-	-	1	6/44	-	<M><M1><M2><M3>
INSTRONIC	2/1	-	-	-	1	1/9	-	<M><M1><M2><M3>
INSTRONIC	2	-	-	-	2	25	-	<M><M1><M2><M3>

## 2.0 Architectural Description (Continued)

### 2.1.1 General Purpose Registers

There are eight registers (R0-R7) used for satisfying the high speed general storage requirements, such as holding temporary variables and addresses. The general purpose registers are free for any use by the programmer. They are 32 bits in length. If a general purpose register is specified for an operand that is 8 or 16 bits long, only the low part of the register is used; the high part is not referenced or modified.

### 2.1.2 Address Registers

The seven address registers are used by the processor to implement specific address functions. Except for the MOD register that is 16 bits wide, all the others are 32 bits. A description of the address registers follows.

**PC—Program Counter.** The PC register is a pointer to the first byte of the instruction currently being executed. The PC is used to reference memory in the program section.

**SP0, SP1—Stack Pointers.** The SP0 register points to the lowest address of the last item stored on the INTERRUPT STACK. This stack is normally used only by the operating system. It is used primarily for storing temporary data, and holding return information for operating system subroutines and interrupt and trap service routines. The SP1 register points to the lowest address of the last item stored on the USER STACK. This stack is used by normal user programs to hold temporary data and subroutine return information.

When a reference is made to the selected Stack Pointer (see PSR S-bit), the terms SP Register or SP are used. SP refers to either SP0 or SP1, depending on the setting of the S bit in the PSR register. If the S bit in the PSR is 0, SP refers to SP0. If the S bit in the PSR is 1 then SP refers to SP1.

**Stacks in the Series 32000 family grow downward in memory.** A push operation pre-decrements the Stack Pointer by the operand length. A pop operation post-increments the Stack Pointer by the operand length.

**FP—Frame Pointer.** The FP register is used by a procedure to access parameters and local variables on the stack. The FP register is set up on procedure entry with the ENTER instruction and restored on procedure termination with the EXIT instruction.

The frame pointer holds the address in memory occupied by the old contents of the frame pointer.

**SB—Static Base.** The SB register points to the global variables of a software module. This register is used to support relocatable global variables for software modules. The SB register holds the lowest address in memory occupied by the global variables of a module.

**INTBASE—Interrupt Base.** The INTBASE

**MOD—Module.** The MOD register holds the address of the module descriptor of the currently executing software module. The MOD register is 16 bits long; therefore, the module table must be contained within the first 64 Kbytes of memory.

### 2.1.3 Processor Status Register

The Processor Status Register (PSR) holds status information for the microprocessor.

The PSR is sixteen bits long, divided into two eight-bit halves. The low order eight bits are accessible to all programs, but the high order eight bits are accessible only to programs executing in Supervisor Mode.




FIGURE 2-2. Processor Status Register (PSR)

**C** The C bit indicates that a carry or borrow occurred after an addition or subtraction instruction. It can be used with the ADDC and SUBC instructions to perform multiple precision integer arithmetic calculations. It may have a setting of 0 (no carry or borrow) or 1 (carry or borrow).

**T** The T bit causes program usage. If this bit is set to 1, a TRAP trap is executed after every instruction (Section 3.7.6).

**L** The L bit is altered by comparison instructions. In a comparison instruction the L bit is set to "1" if the second operand is less than the first operand, when both operands are interpreted as unsigned integers. Otherwise, it is set to "0". In floating-point comparisons, this bit is always cleared.

**K** Reserved for use by the CPU.

**J** Reserved for use by the CPU.

**F** The F bit is a general condition flag, which is altered by many instructions (e.g., integer arithmetic instructions use it to indicate overflow).

**Z** The Z bit is altered by comparison instructions. In a comparison instruction, the Z bit is set to "1" if the second operand is equal to the first operand; otherwise it is set to "0".

**N** The N bit is altered by comparison instructions. In a comparison instruction the N bit is set to "1" if the second operand is less than the first operand, when both operands are interpreted as signed integers. Otherwise, it is set to "0".

**U** If the U bit is "1" no privileged instructions may be executed. If the U bit is "0" then all instructions may be executed. When U = 0 the processor is said to be in Supervisor Mode; when U = 1 the processor is said to be in User Mode. A User Mode program is restricted from executing certain instructions and accessing certain registers which could interfere with the operating system. For example, a User Mode program is prevented from changing the contents of the MOD register.

## 2.2 MEMORY ORGANIZATION

The NS22FX16's external address space is a uniform 16 MByte (2<sup>24</sup> bit address) linear address space. Memory locations are numbered sequentially starting at zero and ending at 2<sup>24</sup> - 1. The number specifying a memory location is called an address. The contents of each memory location is a byte consisting of eight bits. Unless otherwise noted, diagrams in this document show data stored in memory with the lowest address on the left and the highest address on the right. Also, when data is shown vertically, the lowest address is at the top of the diagram and the highest address is at the bottom of the diagram. When bits are numbered in a diagram, the least significant bit is given the number zero, and is shown at the right of the diagram. Bits are numbered in increasing significance and toward the left.




Byte at Address A

Two contiguous bytes are called a word. Except where noted, the least significant byte of a word is stored at the lower address, and the most significant byte of the word is stored at the next higher address. In memory, the address of a word is the address of its least significant byte, and a word may start at any address.



Word at Address A

Two contiguous words are called a double-word. Except where noted, the least significant word of a double-word is stored at the lowest address and the most significant word of the double-word is stored at the address two words higher. In memory, the address of a double-word is the address of its least significant byte, and a double-word may start at any address.



Double Word at Address A

Although memory is addressed as bytes, it is actually organized as words. Therefore, words and double-words that are aligned to start at even addresses (multiples of two) are accessed more quickly than words and double-words that are not so aligned.

- A Supervisor Mode program is assumed to be a trusted part of the operating system, hence it has no such restrictions.
- The S bit specifies whether the SPO register or the SP1 register is used as the Stack Pointer. The SP1 register is automatically cleared on interrupts and traps. It may have a setting of 0 (use the SPO register) or 1 (use the SP1 register).
- The P bit prevents a TRC trap from occurring more than once for an instruction (Section 3.7.6). It may have a setting of 0 (no trace pending) or 1 (trace pending).
- If 1-0, then all interrupts will be accepted. If 1-1, then all interrupts will be accepted. If 1-0, only the NMI interrupt is accepted. If 1-1, only the NMI interrupt is accepted. If 1-0, enables are not affected by this bit.
- Reserved for use by the CPU. This bit is set to 1 during the execution of the EXHLT instruction and causes the BPU signal to become active. Upon reset, B is set to zero and the BPU signal is set high.

**Note 1:** When an interrupt is acknowledged, the D, I, P, B and U bits are set to zero and the BPU signal is set high. A return from interrupt will restore the original values from the copy of the PSR register saved in the interrupt stack.

**Note 2:** If GIBLT (B8) instructions are executed in an interrupt routine, the PSR bit J and K must be cleared first.

### 2.1.4 Configuration Register

The Configuration Register (CFG) is 8 bits wide, of which 4 bits are implemented. The implemented bits enable various operating modes for the CPU, including execution of floating-point instructions, processing of exceptions and selection of clock scaling factor. CFG is programmed by the SEICFG instruction. The format of CFG is shown in Figure 2-3. The various control bits are described below.




FIGURE 2-3. Configuration Register (CFG)

- I Interrupt vectoring. This bit controls whether maskable interrupts are handled in nonvectorable (I = 0) or vectored (I = 1) mode. Refer to Section 3.7.3 for more information.
- F Floating-point instruction set. This bit indicates whether a floating-point unit (FPU) is present to execute floating-point instructions. If this bit is 0 when the CPU executes a floating-point instruction, a trap (UND) occurs. If this bit is 1, then the CPU transfers the instruction and any necessary operands to the FPU using the slave processor protocol described in Section 3.8.1.
- M Clock scaling. This bit is used in conjunction with the C bit to select the clock scaling factor. Refer to Section 3.2.1 on "Power Save Mode" for details.

### B.3.3 Calculation of Total Execution Time (TEX)

TEX is obtained by performing the following steps:

- 1) Find the desired instruction in the table.
- 2) Calculate the values of TEA, TOPW, etc., using the numbers in the table and the equations given on the preceding page.
- 3) The result derived by adding together these values is the execution time (TEX) in clock cycles.

#### B.3.4 Notes on Table Use

Values in the TEA column (see Tables B-4 and B-5) indicate the number of effective addresses to be calculated. If the value in this column is less than the number of general operands in the instruction, this is because one or both operands are in registers and the instruction has an optimized form which eliminates TEA for such operands.

In the L column, multiply the entry by the operation length in bytes (1, 2 or 4).

In the TCY column, special notations sometimes appear:

n1-n2 means n1 minimum, n2 maximum.  
n1%n2 means that the instruction flushes the instruction queue after n1 clock cycles and nonsequentially fetches the next instruction. The value n2, indicating the total number of clock cycles in internally executing the instruction (including n1), is not generally useful. The most accurate technique for determining such timing depends on the size and alignment of the basic instruction portion of the next instruction, plus index bytes. If this portion can be read in one memory cycle, then the execution time is n1 + 10 (including the memory cycle). If more memory cycles are required, the value is n1 + 5 + 4 \* m, where m is the number of memory cycles required.

In the Notes column, notations held within angle brackets <> indicate alternatives in the form of the instruction which affect the execution time. A table entry which is affected by the form of the instruction may have multiple values, separated by slashes, corresponding to the alternatives. The notations are:

<M>	Memory form
<R>	Register form
<M>	Memory-to-Memory form
<M>	Register-to-Memory form
<M>	Memory-to-Register form
<M>	Register-to-Register form
<M>	Register-to-Memory

### B.3.5 Example of Table Usage

Calculate TEX for the instruction: CMPW R0, TOS. Operand A is in a register. Operand B is in memory. The table values must be used corresponding to the <M> case as given in the Notes column (<M> meaning "anything to memory").

Only the TEA, TOPW and TCY columns have values assigned for the CMPW instruction; therefore, they are the only ones that need to be calculated to find TEX. The blank columns are irrelevant to this instruction.

The TEA column contains 2 for the <M> case. This means that effective address times have to be calculated for both operands. (For the <M> case, the Register operand requires no TEA time; therefore, only the Memory operand TEA is necessary.) From the equations:

$$\text{TEA (Register mode)} = 2$$

$$\text{TEA (Top-of-Stack mode, need access class)} = 2$$

$$\text{Total TEA} = 2 + 2 = 4$$

The TOPW column represents potential operand transfers to or from memory. For a Compare instruction, each operand is read once, for a total of two operand transfers.

$$\text{TOPW (Word, Register)} = 0$$

$$\text{TOPW (Word, TOS)} = \text{TOPW} = 3 \text{ (assuming aligned, no wait)}$$

$$\text{Total TOPW} = 3$$

TCY is the time required for internal operation within the CPU. The TCY value for this case is 3.

$$\text{TEX} = \text{TEA} + \text{TOPW} + \text{TCY} = 4 + 3 + 3 = 10 \text{ machine cycles.}$$

If the CPU is running at 15 MHz, then a machine cycle (clock cycle) is 66 ns. Therefore, this instruction takes 10 x 66 ns, or 660 ns to execute.



## Appendix B: NS32FX16 Instruction Timing (Continued)

### B.3.2 Definitions

The time required to calculate an operand's effective address. For a Register or Immediate operand, this includes the fetch of that operand.

The time needed to read or write a memory word.

The time needed to read or write a memory double-word.

The time needed to read or write a memory operand, where the operand size is given by the operation length of the instruction. It is always equivalent to either TOPB, TOPW or TOPD.

Internal processing overhead. In clock cycles.

Internal processing whose duration depends on the operation length. The number of clock cycles is derived by multiplying this value by the number of bytes in the operation length.

### B.3.3 Equations

If operand is in a register or is immediate then TOPB = 0

else TOPB = 3

If operand is in a register or is immediate then TOPW = 0

else if word-aligned (even address) then TOPW = 3

else TOPW = 7

If operand is in a register or is immediate then TOPD = 0

else if word-aligned (even address) then TOPD = 7

else TOPD = 11

If operand is in a register or is immediate then TOPB = 0

else if 1 = byte then TOPB = TOPW

else if 1 = word then TOPB = TOPW

else if 1 = double-word then TOPB = TOPD

TCY = 1

If (operation length) = byte then L = 1

else if 1 = word then L = 2

else if 1 = double-word L = 4

If REGISTER addressing then TEA = 2

If IMMEDIATE or ABSOLUTE addressing then TEA = 4

If REGISTER RELATIVE or MEMORY SPACE addressing then TEA = 5

If MEMORY RELATIVE addressing then TEA = 7 + TOPD

If TOP OF STACK addressing then

If access class = write then TEA = 4

If access class = read then TEA = 2

else TEA = 3

If EXTERNAL addressing then TEA = 11 + 2 \* TOPD

If SCALED INDEXED addressing then TEA = 11 + 112

where 112 depends on scale factor:

If byte indexing 112 = 5

If word indexing 112 = 7

If double-word indexing 112 = 8

If quad-word indexing 112 = 10

and 112 = TEA of the base mode except:

If base mode is REGISTER then 112 = 5

If base mode is TOP OF STACK then 112 = 4

## 2.0 Architectural Description (Continued)

### 2.2.1 Addressing Mapping

Besides addressing the 16 Mbyte (24-bit address) external memory space, the NS32FX16 can also address 4 Gbytes (32-bit address) of its on-chip memory space (see Figure 2.4). However, the upper 8 address bits are not issued to the memory or I/O outside the microprocessor. They are used only on-chip to access memory-mapped I/O (RAM and registers). This I/O is mapped in the FFFFD000-FFFFFFF (hex) address range, which is part of the dedicated address space defined for National's Embedded System Processor architecture. The address space FFFFD000-FFFFFFF (hex) is dedicated for the FAX Accelerator.

When accessing external memory, the address bits 24 to 31 (available on-chip only) should be kept zero.




FIGURE 2-4. NS32FX16 Memory Organization

### 2.2.2 Dedicated Tables

Two of the NS32FX16 dedicated registers (MOD and INITBASE) serve as pointers to dedicated tables in memory.

The INITBASE register points to the Interrupt Dispatch and Cascade Tables. These are described in Section 3.7.

The MOD register contains a pointer into the Module Table, whose entries are called Module Descriptors. A Module Descriptor contains four pointers, three of which are used by the NS32FX16. The MOD register contains the address of the Module Descriptor for the currently running module. It is automatically updated by the Call External Procedure instructions (CXP and CXPD).

The format of a Module Descriptor is shown in Figure 2-5. The Static Base entry contains the address of static data assigned to the running module. It is loaded into the CPU Static Base register by the CXP and CXPD instructions. The Program Base entry contains the address of the first byte of instruction code in the module. Since a module may have multiple entry points, the Program Base pointer serves only as a reference to find them.





FIGURE 2-5. Module Descriptor Format

The Link Table Address points to the Link Table for the currently running module. The Link Table provides the information needed for:

- 1) Sharing variables between modules. Such variables are accessed through the Link Table via the External addressing mode.
- 2) Transferring control from one module to another. This is done via the Call External Procedure (CXP) instruction.

The format of a Link Table is given in Figure 2-6. A Link Table entry for an external variable contains the 32-bit address of the variable. An entry for an external procedure contains two 16-bit fields: Module and Offset. The Module field contains the new MOD register Offset. The Offset field contains the position of the entry in an unsigned number giving the position of the entry point relative to the new module's Program Base pointer.

For further details of the functions of these tables, see the Series 32000 Instruction Set Reference Manual.



## 2.3 INSTRUCTION SET

### 2.3.1 General Instruction Format

Figure 2-7 shows the general format of National's Embedded System Processor instruction. The basic instruction is one to three bytes long and contains the Opcode and up to two 5-bit General Addressing Mode ("Gen") fields. Following the basic instruction field is a set of optional extensions, which may appear depending on the instruction and the addressing modes selected.

Index Bytes appear when either or both Gen fields specify Scaled Index. In this case, the Gen field specifies only the Scale Factor (1, 2, 4 or 8), and the Index Byte specifies which General Purpose Register to use as the index, and which addressing mode calculation to perform before indexing. See Figure 2-6. Following the index bytes come any displacements (addressing constants) or immediate values associated with the selected addressing modes.




FIGURE 2-7. General Instruction Format

Each Displacement field may contain one of two displacements, or one immediate value. The size of a Displacement field is encoded within the top bits of that field, as shown in Figure 2-9, with the remaining bits interpreted as a signed (two's complement) value. The size of an immediate value is determined from the Opcode field. Both Displacement and immediate fields are stored most significant byte first.

Note that this is different from the memory representation of data (Section 2.2).

Some instructions require additional "implied" immediates and/or displacements, apart from those associated with addressing modes. Any such extensions appear at the end of the instruction, in the order that they appear within the list of operands in the instruction definition (Section 2.3.3).

TABLE B-3. Average Execution with Wait States  
NUMBER OF CYCLES

INSTRUCTION	NUMBER OF CYCLES
INCHI	$42 + (107 + 2 \cdot \text{Twaihd}) + (44 + \text{Twaihd}) \cdot (\text{width} - 2) \cdot \text{height}$
INCHI	$44 + (107 + 2 \cdot \text{Twaihd}) + (44 + \text{Twaihd}) \cdot (\text{width} - 2) \cdot \text{height}$
INCHI	$45 + (111 + 2 \cdot \text{Twaihd}) + (44 + \text{Twaihd}) \cdot (\text{width} - 2) \cdot \text{height}$
INCHI	$48 + (114 + 2 \cdot \text{Twaihd}) + (32 + \text{Twaihd}) \cdot (\text{width} - 2) \cdot \text{height}$
INCHI	$66 + (170 + 2 \cdot \text{Twaihd}) + (60 + \text{Twaihd}) \cdot (\text{width} - 2) \cdot \text{height}$
INCHI	$\text{shift} - 0, 16 + \text{Twaihd} + \text{Twaihd} + \text{Twaihd}$
EXTBLT	$\text{shift} - 1 - 8, 28 + \text{Twaihd}$
EXTBLT	$35 + (19 + 12 + \text{Twaihd}) \cdot \text{width} \cdot \text{height}(\text{pre-read})$
EXTBLT	$35 + (13 + 12 + \text{Twaihd}) \cdot \text{width} \cdot \text{height}(\text{pre-read})$
EXTBLT	$16 + 7 \cdot \text{R2} + (\text{Twaihd} - 1) \cdot \text{R2}$
EXTBLT	$16 + 7 \cdot \text{R2} + 0$
EXTBLT	$16 + 8 \cdot \text{R2} + \text{Twaihd} \cdot \text{R2}$
EXTBLT	$(27 + \text{Twaihd}) \text{ per bit tested}$
EXTBLT	$\# \text{R2} < -25$
EXTBLT	$39 + (2 \cdot \text{Twaihd} + 2 \cdot \text{Twaihd} + 2 \cdot \text{Twaihd})$
EXTBLT	$\text{else}$
EXTBLT	$42 + (2 \cdot \text{Twaihd} + 2 \cdot \text{Twaihd})$
EXTBLT	$8 + (34 \cdot \text{R2}) + ((\text{Twaihd} + \text{Twaihd}) \cdot \text{R2})$
EXTBLT	$\# \text{Twaihd} > 12$
EXTBLT	$59 + (14 \cdot \text{R0}) + (2 \cdot \text{R0} - 4) + (\text{Twaihd} - 12) + \text{Twaihd} \cdot \text{R0}$
EXTBLT	$\text{else}$
EXTBLT	$59 + (14 \cdot \text{R0}) + (2 \cdot \text{R0} - 4) + (\text{Twaihd} \cdot \text{R0})$
EXTBLT	$\# \text{Twaihd} > 4$
EXTBLT	$59 + (10 \cdot \text{R0}) + (2 \cdot \text{R0} - 8) + ((\text{Twaihd} - 4) \cdot 2) + (\text{Twaihd} \cdot 2) \cdot \text{R0}$
EXTBLT	$\text{else}$
EXTBLT	$59 + (10 \cdot \text{R0}) + (2 \cdot \text{R0} - 8) + ((\text{Twaihd} \cdot 2) \cdot \text{R0})$

### B.3 NS32FX16 GENERAL INSTRUCTION TIMING

#### B.3.1 Assumptions

The entire instruction, with all displacements and immediate operands, is assumed to be present in the instruction queue when needed.

Interference from instruction prefetches, which is very dependent upon the preceding instruction(s), is ignored. This assumption tends to affect the timing estimate in an optimistic direction.

It is assumed that all memory operand transfers are completed before the next instruction begins execution. In the case of an operand of access

class *rmw* in memory, this is pessimistic, as the write transfer occurs in parallel with the execution of the next instruction.

It is assumed that there is no overlap between the fetch of an operand and the following sequence of microcode. This is pessimistic, as the fetch of Operand A generally occurs in parallel with the effective address calculation of Operand B, and the fetch of Operand B occurs in parallel with the execution phase of the instruction.

Where possible, the values of operands are taken into consideration when they affect instruction timing, in a range of times is given. Where this is not done, the worst case is assumed.

## 2.0 Architectural Description (Continued)

## The Effects of Wall States

Shifts of greater than 8 bits add 1 clock per bit of shift over 8, per word of data read. For example, the BDOR with a shift of 15 bits yields the following formula:

Inserting the previous example of the 10 by 50 BIOR:

42 + (10 + 33) = 85  
1.77 msec @ 15 MHz

The "best case" and "average case" times for most instructions are the same, due to reading the destination data during the *stirling* of the source data. This parallel operation is a feature of National's Embedded System Processor.

**Table B-2 shows the expected timing information for shifts greater than 8 bits.**

NUMBER OF CYCLES

is that values for those high wait states all possibly *shift* values (0 - 15) are "hidden" during the destination *read*.

Note that in Table B-3, 'twaitrds' refers to the reading of the Source data, or of the table data used for a particular instruction. 'twaitlrd' refers to the reading of the Destination data, or of the data on which to be operated. Table B-3 shows the expected timing of instructions with wait states. Again, this is the average execution time, using a *shift* of eight (where appropriate).

'twaitbit' is equal to ('twaitrds' + 2 \* 'twaitlrd' + 2 \* 'twaitwrd'). This represents one *shift* transfer, which makes the following equations easier.

## The Effects of Wall States

$$30 + (10 \cdot 264,000) + (2 \cdot 264,000 \cdot 8)$$

With two wait states on read and write (Twaitrd = 2 and Twritrd = 2) see Table B.3 — the time becomes:

$$30 \div (10 \cdot 264,000) + (2 \cdot 264,000 \cdot 8) \div 0 \div (2 \cdot 2) \cdot 264,000$$

**Instructions that have *skill* are**

on 192d.

**equations easier.**

## 2.0 Architectural Description (Continued)

SEE ADDN MONTE

ch will allow on feed operation

occurs in parallel with the writ

SIGNED DISPLACEMENT

♦ (2 • 264,000 • 8)

SIGNED BY \_\_\_\_\_

21 + 0 + 9 000,000 21 + 10

---

For example, the total execution time

is the same execution time as for

bold italic values (0–15) are model

Twain'd refers to the reading

Method.

stead.

operand in memory.

generally needed by high-level languages.

**Effective Address of the operand.**

be wullen.

field in the instruction.

100

ead.

the operand.

Instruction Soil Tolerance Manual.

several of the graphics instructions.

ASSEMBLED SYNTAX EFFECTIVE ADDRESS

1

dd The number of wait states applied for is:

dd The number of wait states applied for is:

The number of wait states applied for any operation on destination data.

**The width of a Bill: 1 operation, in words.**

**TABLE B-1. Average Execution Time**

TABLE B-1. Average Execution Time

INSTRUCTION	NUMBER OF CYCLES
1	42 + (107 + 44 * (width - 2)) * height
2	44 + (107 + 44 * (width - 2)) * height
3	45 + (111 + 44 * (width - 2)) * height
4	48 + (61 + 45 * (width - 2)) * height
5	shift=0
6	48 + (74 + 42 * (width - 2)) * height
7	shift=1-8
8	55 + (170 + 60 * (width - 2)) * height
9	if shift = 0, 16
10	if shift = 1 - 8, 28
11	35 + (19 + 12 * width) * height
12	35 + (19 + 12 * width) * height
13	35 + (13 + 12 * width) * height
14	35 + (13 + 12 * width) * height
15	(no pre-read)
16	16 + 7 * R2
17	16 + 6 * R2
18	27 per bit tested
19	if R2 <= 25
20	39
21	else
22	42
23	8 + (34 * R2)
24	59 + (14 * R0 + 12 * R0 + 4)
25	59 + (14 * R0 + 12 * R0 + 4)
26	59 + (10 * R0 + 12 * R0 + 6)

### Information in the Table

calculate the execution time for a given instruction using the formula and evaluate. For example, use the formula to evaluate the execution time for a 10-word wide, 50-line high DB.

the same for a few days, so

$$(107 + 44 * (10 - 2)) * 50$$

## Appendix A: Instruction Formats (Continued)

### Implied Immediate Encodings:



Trap (UND)

Format 17  
Always




Trap (UND)

Format 18  
Always




Trap (UND)


Format 19  
Always



Register Mask, appended to SAVE, ENTER



Register Mask, appended to RESTORE, EXIT



Offset/Length Modifier appended to JNNS, EXTS

Note 3: Opcode not defined; CPU treats the CMP. First operand has access class of read; second operand has access class of read; 1-field selects 32-bit or 64-bit data.

Note 1: Opcode not defined; CPU treats the MOV. First operand has access class of read; second operand has access class of write; 1-field selects 32-bit or 64-bit data.

Note 2: Opcode not defined; CPU treats the ADD. First operand has access class of read; second operand has access class of read-modify-write; 1-field selects 32-bit or 64-bit data.

## 2.0 Architectural Description (Continued)

### 2.3.3 Instruction Set Summary

Table 2-2 presents a brief description of the NS32FX16 instruction set. The Format column refers to the Instruction Format tables (Appendix A). The Instruction column gives the instruction as coded in assembly language, and the Description column provides a short description of the function provided by that instruction. Further details of the exact operations performed by each instruction may be found in the *Series 32000 Instruction Set Reference Manual* and the *NS32FX16 Printer/Display Processor Programmer's Reference*.

Notations:

i - Integer length suffix: B - Byte

W - Word

D - Double Word

f - Floating Point length suffix: F - Standard Floating

L - Long Floating

TABLE 2-2. NS32FX16 Instruction Set Summary

MOVES		
Format	Operation	Operands
4	MOV	gen, gen
2	MOVQ	short, gen
7	MOVW	gen, gen, disp
7	MOVZD	gen, gen
7	MOVZD	gen, gen
7	MOVXD	gen, gen
4	ADDR	gen, gen
INTEGER ARITHMETIC		
Format	Operation	Operands
4	ADD	gen, gen
2	ADDQ	short, gen
4	ADDX	gen, gen
4	SUB	gen, gen
4	SUBQ	gen, gen
6	NEG	gen, gen
6	NEG	gen, gen
6	ABS	gen, gen
7	MUL	gen, gen
7	QUO	gen, gen
7	REM	gen, gen
7	DIV	gen, gen
7	MOD	gen, gen
7	MOD	gen, gen
7	DEI	gen, gen
PACKED DECIMAL (BCD) ARITHMETIC		
Format	Operation	Operands
6	ADDP	gen, gen
6	SUBP	gen, gen
Description		
Add.		
Add signed 4-bit constant.		
Add with carry.		
Subtract.		
Subtract with carry (borrow).		
Negate (2's complement).		
Take absolute value.		
Multiply.		
Divide, rounding toward zero.		
Remainder from QUO.		
Divide, rounding down.		
Remainder from DIV (modulus).		
Multiply to extended integer.		
Divide extended integer.		

gen - General operand. Any addressing mode can be specified.

short - A 4-bit value encoded within the Basic Instruction (see Appendix A for encodings).

imm - Implied immediate operand. An 8-bit value appended after any addressing extensions.

disp - Displacement (addressing constant): 8, 16 or 32 bits. All three lengths legal.

reg - Any General Purpose Register: R0-R7.

reg - Any Processor Register: SP, SR, FP.

WIDBASE, MOD, PSR, US (bottom 8 PSR bits).

cond - Any condition code, encoded as a 4-bit field within the Basic Instruction (see Appendix A for encodings).

TABLE 2-2. NS32FX10 Instruction Set Summary (Continued)

INTEGER COMPARISON			
Format	Operation	Operands	Description
4	CMR <sup>3</sup>	gen, gen	Compare.
2	CMTO	short, gen	Compare to signed 4 bit constant.
7	CMMA	gen, gen, disp	Compare multiple: disp bytes (1 to 16).
LOGICAL AND BOOLEAN			
Format	Operation	Operands	Description
4	AND	gen, gen	Logical AND.
4	OR	gen, gen	Logical OR.
4	BIC <sup>3</sup>	gen, gen	Clear selected bits.
4	XORI	gen, gen	Logical exclusive OR.
6	COM	gen, gen	Complement all bits.
6	NOT	gen, gen	Boolean complement: LSR only.
2	Scnd <sup>4</sup>	gen	Set condition code (cond) as a Boolean variable of size i.
SHIFTS			
Format	Operation	Operands	Description
6	LSH	gen, gen	Logical shift, left or right.
6	ASL	gen, gen	Arithmetic shift, left or right.
6	ROTr	gen, gen	Rotate, left or right.
BIT FIELDS			
Bit fields are values in memory that are not aligned to byte boundaries. Examples are PACKED arrays and records used in Pascal. "Extract" instructions read and align a bit field. "Insert" instructions write a bit field from an aligned source.			
Format	Operation	Operands	Description
8	EXT <sup>3</sup>	reg, gen, gen, disp	Extract bit field (array oriented).
8	INS <sup>3</sup>	reg, gen, gen, disp	Insert bit field (array oriented).
7	EXISI	gen, gen, imm, imm	Extract bit field (short form).
7	INSI	gen, gen, imm, imm	Insert bit field (short form).
8	CYTP	reg, gen, gen	Convert to bit field pointer.
ARRAYS			
Format	Operation	Operands	Description
8	CHECK	reg, gen, gen	Index bounds check.
8	INDEX	reg, gen, gen	Recursive indexing step for multiple-dimensional arrays.

<p>23 16 15 8 7 0</p> <p>0 0 0 0 0 short 0 1 0 0 0 1 1 1 0</p> <p>Format 5</p> <p>MOV<sup>3</sup> -0000 DIWTr -1000</p> <p>CMR<sup>3</sup> -0001 INITS -1001</p> <p>SECTG -0010 BRAND -1010</p> <p>SKIS -0011 SMIPS -1011</p> <p>RUSTOD -0100 BRFOR -1100</p> <p>EXIRLT -0101 SMIS -1101</p> <p>BIOR -0110 BRXOR -1110</p> <p>MOVAP -0111</p> <p>No Operation on 1111</p>	<p>23 16 15 8 7 0</p> <p>gen 1 gen 2 op 1 0 1 0 0 1 1 1 0</p> <p>Format 6</p> <p>ROT -0000 NEG -1000</p> <p>ASH -0001 NOT -1001</p> <p>CBIT -0010 Trp(UND) -1010</p> <p>CBIT -0011 SUBP -1011</p> <p>Trp(UND) -0100 AOS -1100</p> <p>LSH -0101 COM -1101</p> <p>SOIT -0110 BIT -1110</p> <p>SBIT -0111 AOP -1111</p>	<p>23 16 15 8 7 0</p> <p>gen 1 gen 2 op 1 1 1 0 0 1 1 1 0</p> <p>Format 7</p> <p>MOV<sup>3</sup> -0000 ML -1000</p> <p>CMR<sup>3</sup> -0001 MEI -1001</p> <p>INS<sup>3</sup> -0010 Trp(UND) -1010</p> <p>EXISI -0011 DEI -1011</p> <p>MOVXNW -0100 CLO -1100</p> <p>MOVXNW -0101 RLM -1101</p> <p>MOVXND -0110 MCO -1110</p> <p>MOVXND -0111 DIV -1111</p>	<p>23 16 15 8 7 0</p> <p>gen 1 gen 2 op 1 1 0 1 1 1 1 0</p> <p>Format 8</p> <p>EXT -0000 INDEX -1000</p> <p>CYTP -001 FFS -101</p> <p>INS -010</p> <p>EXISX -011</p> <p>Trp(UND) on -10 and -111</p>	<p>23 16 15 8 7 0</p> <p>gen 1 gen 2 op 1 1 0 0 1 1 1 1 0</p> <p>Format 9</p> <p>MOV<sup>3</sup> -0000 ROUND -100</p> <p>LSR<sup>3</sup> -001 TRAC -101</p> <p>MOVLF -010 SFSR -110</p> <p>MOVFL -011 FLOOR -111</p>	<p>23 16 15 8 7 0</p> <p>gen 1 gen 2 op 1 1 0 1 0 1 1 1 1</p> <p>Format 10</p> <p>Trp(UND) Always</p>	<p>23 16 15 8 7 0</p> <p>gen 1 gen 2 op 1 1 0 1 0 1 1 1 1</p> <p>Format 11</p> <p>ADY -0000 DIV<sup>3</sup> -10</p> <p>MOV<sup>3</sup> -0001 (Note 1) Trp(UND) -10</p> <p>CMR<sup>3</sup> -0010 Trp(UND) -10</p> <p>(Note 2) -0011 Trp(UND) -10</p> <p>SUBI -0100 MCL<sup>3</sup> -11</p> <p>NECI -0110 ABS<sup>3</sup> -11</p> <p>Trp(UND) -0111 Trp(UND) -11</p>	<p>23 16 15 8 7 0</p> <p>gen 1 gen 2 op 1 1 1 1 1 1 1 1 1</p> <p>Format 12</p> <p>(Note 2) -0000 (Note 2) -100</p> <p>(Note 1) -0001 (Note 1) Trp(UND) -101</p> <p>POLFI -0010 Trp(UND) -101</p> <p>DOIT -0011 Trp(UND) -110</p> <p>SCALBI -0100 (Note 2) -110</p> <p>LOGBI -0101 (Note 1) -111</p> <p>Trp(UND) -0110 Trp(UND) -111</p> <p>Trp(UND) -0111 Trp(UND) -111</p>	<p>23 16 15 8 7 0</p> <p>gen 1 gen 2 op 1 1 0 0 1 1 1 1 1</p> <p>Format 13</p> <p>Trp(UND) Always</p>	<p>23 16 15 8 7 0</p> <p>gen 1 gen 2 op 1 1 0 0 1 1 1 1 1</p> <p>Format 14</p> <p>Trp(UND) Always</p>	<p>23 16 15 8 7 0</p> <p>gen 1 gen 2 op 1 1 0 0 1 1 1 1 1</p> <p>Format 15</p> <p>Trp(UND) Always</p>	<p>23 16 15 8 7 0</p> <p>gen 1 gen 2 op 1 1 0 0 1 1 1 1 1</p> <p>Format 16</p> <p>Trp(UND) Always</p>
---	--	---	--	--	---	--	---	---	---	---	---

\* Instructions with Format 12 are available only when the NS3235 is used.

## Appendix A: Instruction Formats

### NOTATIONS

- I = Integer Type Field
- N = 00 (Byte)
- W = 01 (Word)
- D = 11 (Double Word)
- F = Floating-Point Type Field
- F = 1 (Std. Floating: 32 bits)
- L = 0 (Long Floating: 64 bits)

op = Operation Code

Valid encoding shown with each format.

gen, gen 1, gen 2 = General Addressing Mode Field.

See Section 2.3.2 for encodings.

reg = General Purpose Register Number

cond = Condition Code Field

- 0000 = Equal: Z = 1
- 0001 = Not Equal: Z = 0
- 0010 = Carry Set: C = 1
- 0011 = Carry Clear: C = 0
- 0100 = Higher: L = 1
- 0101 = Lower or Same: L = 0
- 0110 = Greater Than: N = 1
- 0111 = Less or Equal: N = 0
- 1000 = Flag Set: F = 1
- 1001 = Flag Clear: F = 0
- 1010 = Lower: L = 0 and Z = 0
- 1011 = Higher or Same: L = 1 or Z = 1
- 1100 = Less Than: N = 0 and Z = 0
- 1101 = Greater or Equal: N = 1 or Z = 1
- 1110 = (Unconditionally True)
- 1111 = (Unconditionally False)

short = Short Immediate value. May contain

quick: Signed 4-bit value. In MOVQ.

cond: Condition Code (above), in SCand.


areg: CPU Dedicated Register, in LPR, SPR.

- 0000 = US
- 0001 - 0111 = (Reserved)
- 1000 = FP
- 1001 = SP
- 1010 = SI
- 1011 = (Reserved)
- 1100 = (Reserved)
- 1101 = PSR
- 1110 = MIBASE
- 1111 = MCD


Options: in String Instructions

- T = Translated
- B = Backward
- UW = 00: None
- 01: While Match
- 11: Until Match

Configuration bits in SETCFG instruction




Brand (BR)




Format 1

- BSR -0000 ENTER -1000
- RET -0001 EXIT -1001
- CXP -0010 NOP -1010
- RXP -0011 WAIT -1011
- RETT -0100 DIA -1100
- RETI -0101 FLAG -1101
- SAVE -0110 SVC -1110
- RESTORE -0111 BPT -1111




Format 2

- ADDO -000 ACB -100
- CMPO -001 MOVQ -101
- SPR -010 LPI -110
- Scand -011



Format 3

- CXPD -0000 ADJSP -1010
- BICPSR -0010 JSR -1100
- JUMP -0100 CASE -1110
- BIJPSR -0110
- Trap (UND) on XXXI, 1000



Format 4

- ADD -0000 SUR -1000
- CMF -0001 AXJR -1001
- BIC -0010 AND -1010
- ADDC -0100 SARC -1100
- MOV -0101 TUIT -1101
- OR -0110 XCH -1110

## 2.0 Architectural Description (Continued)

TABLE 2.2. NS32FX16 Instruction Set Summary (Continued)

### STRINGS

- String instructions assign specific functions to the General Purpose Registers:
- R4 — Comparison Value
- R13 — Translation Table Pointer
- R2 — String 2 Pointer
- R1 — String 1 Pointer
- R0 — Limit Count

Format	Operation	Operands
5	MOVSI	options
5	MOVST	options
5	CMPSI	options
5	CMWST	options
5	SKPSI	options
5	SKPST	options

### JUMPS AND LINKAGE

Format	Operation	Operands
3	JUMP	gen
0	BH	disp
0	Bcond	disp
3	CASEI	gen
2	ACBI	short, gen, disp
3	JSR	gen
1	BSR	disp
1	CXP	disp
3	CXPD	gen
1	SVC	gen
1	FLAG	gen
1	BPT	gen
1	ENTER	[reg list], disp
1	EXIT	[reg list]

Format	Operation	Operands
1	RET	disp
1	RXP	disp
1	RETT	disp
1	RETI	disp

### CPU REGISTER MANIPULATION

Format	Operation	Operands
1	SAVE	[reg list]
1	RESTORE	[reg list]
2	LPI	areg, gen
2	SPR	areg, gen
3	ADJSP	gen
3	BIJPSR	gen
3	BICPSR	gen
5	SETCFG	[option list]

- Options on all string instructions are:
  - B (Backward): Decrement string pointers after each stop rather than incrementing.
  - U (Until match): End instruction if String 1 entry matches R4.
  - W (While match): End instruction if String 1 entry does not match R4.
  - All string instructions end when R0 decrements to zero.
- Description**
- Move string 1 to string 2.
  - Move string, translating bytes.
  - Compare string 1 to string 2.
  - Compare, translating string 1 bytes.
  - Skip over string 1 entries.
  - Skip, translating bytes for until/while.
- Description**
- Jump.
  - Branch (PC Relative).
  - Conditional branch.
  - Multway branch.
  - Add 4-bit constant and branch if non-zero.
  - Jump to subroutine.
  - Branch to subroutine.
  - Call external procedure.
  - Call external procedure using descriptor.
  - Supervisor call.
  - Flag trap.
  - Breakpoint trap.
  - Save registers and allocate stack frame (Enter Procedure).
  - Restore registers and reclaim stack frame (Exit Procedure).
  - Return from subroutine.
  - Return from external procedure call.
  - Return from trap. (Privileged)
  - Return from interrupt. (Privileged)
- Description**
- Save general purpose registers.
  - Restore general purpose registers.
  - Load dedicated register. (Privileged if PSR or INTBASE)
  - Store dedicated register. (Privileged if PSR or INTBASE)
  - Adjust stack pointer.
  - Set selected bits in PSR. (Privileged if not Byte length)
  - Clear selected bits in PSR. (Privileged if not Byte length)
  - Set configuration register. (Privileged)

Table 2-2. NS32FX16 Instruction Set Summary (Continued)

FLOATING-POINT			
Format	Operation	Operands	Description
11	MOVL	gen, gen	Move a floating-point value.
9	MOVLF	gen, gen	Move and shorten a long value to standard.
9	MOVFL	gen, gen	Move and lengthen a standard value to long.
9	MOVIL	gen, gen	Convert any integer to standard or long floating.
9	ROUND	gen, gen	Convert to integer by rounding.
9	TRUNC	gen, gen	Convert to integer by truncating, toward zero.
9	FLOOR	gen, gen	Convert to largest integer less than or equal to value.
11	ADD	gen, gen	Add.
11	SUB	gen, gen	Subtract.
11	MUL	gen, gen	Multiply.
11	DIV	gen, gen	Divide.
11	CMPL	gen, gen	Compare.
11	NEGL	gen, gen	Negate.
11	ABS	gen, gen	Take absolute value.
9	LFSL	gen	Load FSR.
9	SFSR	gen	Store FSR.
12	POLY	gen, gen	Polynomial Slop.
12	DOT	gen, gen	Dot Product.
12	SCALE	gen, gen	Binary Scale.
12	LOGBI	gen, gen	Binary Log.
MISCELLANEOUS			
1	NOP		No operation.
1	WAIT		Wait for interrupt.
1	DIA		Diagnose. Single-byte "Branch to Self" for hardware breakpointing. Not for use in programming.
GRAPHICS			
Format	Operation	Operands	Description
5	RBOR	options*	Bit-aligned block transfer 'OR'.
5	IRAND	options	Bit-aligned block transfer 'AND'.
5	IBIOR	options	Bit-aligned block transfer 'last OR'.
5	IBIOR	options	Bit-aligned block transfer 'XOR'.
5	BUSTOD	options	Bit-aligned block source to destination.
5	BIWT	options	Bit-aligned word transfer.
5	EXTBLT	options	External bit-aligned block transfer.
5	MOVAMP		Move multiple pattern.
5	TBTS	options	Test bit string.
5	SBITS		Set bit string.
5	SBITPS		Set bit perpendicular string.
BITS			
Format	Operation	Operands	Description
4	TBIT	gen, gen	Test bit.
6	SBIT	gen, gen	Test and set bit.
6	SBITH	gen, gen	Test and set bit, interlocked.
6	CBIT	gen, gen	Test and clear bit.
6	CBITH	gen, gen	Test and clear bit, interlocked.
6	IBIT	gen, gen	Test and invert bit.
8	FFS	gen, gen	Find first set bit.

\*Note: Options are controlled by fields of the instruction. PSR status bits, or dedicated register values.




FIGURE 4-17. Non-Power-On Reset

Note 1: During Reset the  $\overline{RSTO}$  signal must be kept high.

Note 2: After  $\overline{RST}$  is deasserted the first bus cycle will be an instruction fetch at address zero.





FIGURE 4-18. NMI Interrupt Signal Timing

FIGURE 4-19.  $\overline{INT}$  Interrupt Signal Detection

Note 1: Once  $\overline{INT}$  is asserted, it must remain asserted until it is acknowledged.

Note 2:  $\overline{INTA}$  is the interrupt acknowledge bus cycle from a CPU signal. Refer to Section 3.4.1 and Table 3.4.



## 4.0 Device Specifications (Continued)




FIGURE 4-14. Interlocked Bus Cycle




FIGURE 4-15. Clock Waveforms




FIGURE 4-16. Power-On Reset

## 2.0 Architectural Description (Continued)

### 2.4 GRAPHICS SUPPORT

The following sections provide a brief description of the NS32FX16 graphics support capabilities. Basic NS32FX16 graphics support instructions and BILBT operations are also provided. More detailed information on the NS32FX16 graphics support instructions can be found in the NS32CG16 Printer/Display Processor Programmer's Reference.

#### 2.4.1 Frame Buffer Addressing

There are two basic addressing schemes for referencing pixels within the frame buffer: Linear and Cartesian (or x-y). Linear addressing associates a single number to each pixel representing the physical address of the corresponding bit in memory. Cartesian addressing associates two numbers to each pixel representing the x and y coordinates of the pixel relative to a point in the Cartesian space taken as the origin. The Cartesian space is generally defined as having the origin in the upper left. A movement to the right increases the x coordinate; a movement downward increases the y coordinate.

The correspondence between the location of a pixel in the Cartesian space and the physical (bit) address in memory is shown in Figure 2-10. The origin of the bit Cartesian space (x = 0, y = 0) corresponds to the bit address ORG. Incrementing the x coordinate increments the bit address by one. Incrementing the y coordinate increments the bit address by an amount representing the warp (or pitch) of the Cartesian space. Thus, the linear address of a pixel at location (x, y) in the Cartesian space can be found by the following expression:

$$ADDR = ORG + y * WARP + x$$

Warp is the distance (in bits) in the physical memory space between two vertically adjacent bits in the Cartesian space.

Example 1 below shows two NS32FX16 instruction sequences to set a single pixel given the x and y coordinates. Example 2 shows how to create a bit pixel by setting four adjacent bits in the Cartesian space.

Example 1: Set pixel at location (x, y)

Setup: R0 x coordinate  
R1 y coordinate

Instruction Sequence 1:

```

MULD  WARP, R1          ; Y*WARP
ADD    R0, R1            ; X-BIT OFFSET
SHLTD  R1, ORG           ; SET PIXEL
SHLTD  R1, ORG           ; SET PIXEL

```

Instruction Sequence 2:

```

INDEXD R1, (WARP-1), R0 ; Y*WARP * X
SHLTD  R1, ORG          ; SET PIXEL

```

Example 2: Create bit pixel by setting bits at locations (x, y), (x + 1, y), (x, y + 1) and (x + 1, y + 1).

Setup: R0 x coordinate  
R1 y coordinate

Instruction Sequence:

```

INDEXD R1, (WARP-1), R0 ; BIT ADDRESS
SHLTD  R1, ORG          ; SET FIRST PIXEL
ADD    R1, R1           ; (X+1, Y)
SHLTD  R1, ORG          ; SECOND PIXEL
ADD    R1, ORG          ; (X, Y+1)
SHLTD  R1, ORG          ; THIRD PIXEL
ADD    R1, R1           ; (X+1, Y+1)
SHLTD  R1, ORG          ; LAST PIXEL

```




FIGURE 2-10. Correspondence between Linear and Cartesian Addressing

### 2.4.2 BILBT Fundamentals

BILBT, Bit-aligned Block Transfer, is a general operator that provides a mechanism to move an arbitrary size rectangle of an image from one part of the frame buffer to another. During the data transfer process a bitwise logical operation can be performed between the source and the destination data. BILBT is also called Raster-Op: operations on rasters. It defines two rectangular areas: source and destination, and performs a logical operation (e.g., AND, OR, XOR, XNOR) between these two areas and stores the result back to the destination. It can be expressed in simple notation as:

Source op Destination → Destination  
op: AND, OR, XOR, etc.

## 2.4.2.1 Frame Buffer Architecture

There are two basic types of frame buffer architectures: plane-oriented or pixel-oriented. BiBLiT takes advantage of the plane-oriented frame buffer architecture's attribute of multiple, adjacent pixels-per-word, facilitating the movement of large blocks of data. The source and destination starting addresses are expressed as pixel addresses. The width and height of the block to be moved are expressed in terms of pixels and scan lines. The source block may start and end at any bit position of any word, and the same applies for the destination block.

## 2.4.2.2 Bit Alignment

Before a logical operation can be performed between the source and the destination data, the source data must first be bit aligned to the destination data. In Figure 2-11 the source data needs to be shifted three bits to the right in order to align the first pixel (i.e., the pixel at the top left corner) in the source data block to the first pixel in the destination data block.

## 2.4.2.3 Block Boundaries and Destination Masks

Each BiBLiT destination scan line may start and end at any bit position in any data word. The neighboring bits (bits sharing the same word address with any words in the destination data block, but not a part of the BiBLiT rectangle) of the BiBLiT destination scan line must remain unchanged after the BiBLiT operation.




FIGURE 2-11. 32-Pixel by 32-Scan Line Frame Buffer

Due to the plane-oriented frame buffer architecture, all memory operations must be word-aligned. In order to preserve the neighboring bits surrounding the BiBLiT destination block, both a left mask and a right mask are needed for all the leftmost and all the rightmost data words of the destination block. The left mask and the right mask both remain the same during a BiBLiT operation.

The following example illustrates the bit alignment requirements. In this example, the memory data path is 16 bits wide, Figure 2-11 shows a 32 pixel by 32 scan line frame buffer which is organized as a long bit stream which wraps around every two words (32 bits). The origin (top left corner) of the frame buffer starts from the lowest word in memory (word address 00 (hex)).

Each word in the memory contains 16 bits. DO-D15. The least significant bit of a memory word, D0, is defined as the first displayed pixel in a word. In this example, the BiBLiT addresses are expressed as pixel addresses relative to the origin of the frame buffer. The source block starting address is 021 (hex) (the second pixel in the third word). The destination block starting address is 204 (hex) (the fifth pixel in the 33rd word). The block width is 14 (hex), and the height is 06 (hex) (corresponding to 6 scan lines). The shift value is 3.




FIGURE 4-10. Slave Processor Write Timing




FIGURE 4-12. SPC Timing

There is a minimum one clock cycle between the SPC output asserted by the CPU and the SPC input from the FPU. After transferring the last operand to the FPU, the CPU turns OFF the output driver and holds SPC high with an internal SK1 pullup.




FIGURE 4-13. Relationship of PFS to Clock Cycles

## 4.0 Device Specifications (Continued)






FIGURE 4-9. **HOLD Acknowledge** (Bus Initially Idle)

## 2.0 Architectural Description (Continued)



(a)

FIGURE 2-12. Overlapping BiBLT Blocks



(b)

The left mask and the right mask are 0000,1111,1111,1111 and 1111,1111,0000,0000 respectively.

Note 1: Zeros in either the left mask or the right mask indicate the destination bits which will not be modified.

Note 2: The BiBLT function and EXBLT instructions use different setup parameters and techniques.

### 2.4.2.4 BiBLT Directions

A BiBLT operation moves a rectangular block of data in a frame buffer. The operation itself can be considered as a subroutine with two nested loops. The loops are preceded by setup operations. In the outer loop the source and destination starting addresses are calculated, and the test for completion is performed. In the inner loop the actual data movement for a single scan line takes place. The length of the inner loop is the number of (aligned) words spanned by each scan line. The length of the outer loop is equal to the height (number of scan lines) of the block to be moved. A skeleton of the subroutine representing the BiBLT operation follows:

#### BiBLT:

calculate BiBLT setup parameters;

(once per BiBLT operation); such as width, height, bit misalignment (shift number), left, right masks, horizontal, vertical directions, etc.

#### OUTERLOOP:

calculate source, dest addresses;

#### INNERLOOP:

move data (logical operation) and increment addresses; (once per word).

#### UNIL:

done horizontally;

#### UNIL:

done vertically.

#### Note:

In the NC327X16 only the setup operations must be done by the programmer. The inner and outer loops are automatically executed by the BiBLT instructions.

Each loop can be executed in one of two directions: the inner loop from left to right or right to left, the outer loop from top to bottom (down) or bottom to top (up).

The ability to move data starting from any corner of the BiBLT rectangle is necessary to avoid destroying the BiBLT source data as a result of destination writes when the source and destination are overlapped (i.e., when they share pixels). This situation is routinely encountered while panning or scrolling.

A determination of the correct execution directions of the BiBLT must be performed whenever the source and destination rectangles overlap. Any overlap will result in the destruction of source data (from a destination write) if the correct vertical direction is not used. Horizontal BiBLT direction is of concern only in certain cases of overlap, as will be explained below.

Figures 2-12(a) and (b) illustrate two cases of overlap. Here, the BiBLT rectangles are three pixels wide by two scan lines high; they overlap by a single pixel in (a) and a single column of pixels in (b). For purposes of illustration, the BiBLT is assumed to be carried out pixel-by-pixel. This convention does not affect the conclusions.

In Figure 2-12(a), if the BiBLT is performed in the UP direction (bottom-to-top), one of the transients of the bottom scan line of the source will write to the circled pixel of the destination. Due to the overlap, this pixel is also part of the uppermost scan line of the source rectangle. Thus, data needed later is destroyed. Therefore, this BiBLT must be performed in the DOWN direction. Another example of this occurs any time the screen is moved in a purely vertical direction, as in scrolling text. It should be noted that, in both of these cases, the choice of horizontal BiBLT direction may be made arbitrarily.

Figure 2-12(b) demonstrates a case in which the horizontal BiBLT direction may not be chosen arbitrarily. This is an instance of purely horizontal movement of data (panning). Because the movement from source to destination involves data within the same scan line, the incorrect direction of movement will overwrite data which will be needed later. In this example, the correct direction is from right to left.

## 2.4.2.5 BitBLT Variations

The 'classical' definition of BitBLT, as described in 'Smalltalk-80: The Language and its Implementation', by Adele Goldberg and David Robson, provides for three operands: source, destination and mask/texture. This third operand is commonly used in monochrome systems to incorporate a stipple pattern into an area. These stipple patterns provide the appearance of multiple shades of grey in single-bit-per-pixel systems, in a manner similar to the halftone process used in printing.

Feature op1 Source op2 Destination → Destination  
While the NS32C6160 and the external GPU (if used) are essentially two-operand devices, three-operand BitBLT operations can be implemented quite flexibly and efficiently by performing the two operations serially.

## 2.4.3 Graphics Support Instructions

The NS32FX16 provides eleven instructions for supporting graphics oriented applications. These instructions are divided into three groups according to the operations they perform. General descriptions for each of them and the related formats are provided in the following sections.

### 2.4.3.1 BitBLT (Bit-aligned Block Transfer)

This group includes seven instructions. They are used to move characters and objects into the frame buffer which will be printed or displayed. One of the instructions works in conjunction with an external BitBLT Processing Unit (BPU) to maximize performance. The other six are executed by the NS32FX16.

#### Bit-aligned Block Transfer

##### Syntax: BB(function) Options

##### Setup:

R0 base address, source data  
R1 base address, destination data  
R2 shift value  
R3 height (in lines)  
R4 first mask  
R5 second mask  
R6 source wrap (adjusted)  
R7 destination wrap (adjusted)  
qSP7 width (in words)

##### Function: AND, OR, XOR, FOR, STOD

##### Options:

IA Increasing Address (default option).  
When IA is selected, scan lines are transferred in the increasing BITBYTE order.  
DA Decreasing Address.  
S True Source (default option).  
I Inverted Source.

These are instructions performed between source and destination blocks. The operations available include the following:

BBAND: src AND dst  
BBOR: src OR dst  
BBXOR: src XOR dst  
BBFOR: src OR dst  
BBSTOD: src TO dst

'src' and 'dst' stand for 'True Source' and 'Inverted Source' respectively. 'dst' stands for 'Destination'.

Note 1: For speed reasons, the BB instructions require the results to be specified with respect to the source block.

Note 2: The options -S and -DA are not available for the BB instructions.


Note 3: BBFOR performs the same operation as BBOR with IA and S options.

Note 4: IA and DA are mutually exclusive and so are S and -S.

Note 5: The width is defined as the number of words of source data to read.

Note 6: An odd number of bytes can be specified for the source wrap. However, word alignment of source scan lines will result in faster execution.

The horizontal and vertical directions of the BitBLT operations performed by the above instructions, with the exception of BBSTOD, are both programmable. The horizontal direction is controlled by the IA and DA options. The vertical direction is controlled by the sign of the source and destination wraps. Figure 2-13 and Table 2-3 show the format of the BB instructions and the encodings for the 'op' and 'I' field.



• 0 is set when the DA option is selected.  
• 1 is set when the -S option is selected.  
• X is set for BBAND, and it is clear for all other BB instructions.

#### FIGURE 2-13. BB Instructions Format

#### TABLE 2-3. 'op' and 'I' Field Encodings

Instruction	Options	'op' Field	'I' Field
BBAND	Yes	1010	11
BBOR	Yes	0110	01
BBXOR	Yes	1110	01
BBFOR	No	1100	01
BBSTOD	Yes	0100	01




FIGURE 4-8. HOLD Acknowledge (Bus Initiaity Not Idle)

Note: When the bus is not idle, HXLD must be asserted before the rising edge of CTL, at the timing state that precedes state T4 in order for the request to be acknowledged.



This instruction starts at the base address, adds a bit offset, and tests the bit for clear if "option" = 0 (and for set if "option" = 1). If clear (or set), the instruction increments to the next higher bit and tests for clear (or set). This testing for clear proceeds through memory until a set bit is found or until the maximum source bit offset or maximum run length value is reached. The total number of clear bits is stored in the destination as a run length value.

When TBITS finds a set bit and terminates, the bit offset is adjusted to reflect the current bit address. Offset is then ready for the next TBITS instruction with "option" = 0. After the instruction is executed, the F flag is set to the value of the bit previous to the bit currently being pointed to (i.e., the value of the bit on which the instruction completed execution). In the case of a starting bit offset exceeding the maximum bit offset (R1  $\geq$  R4), the F flag is set if the option was 1 and clear if the option was 0. The L flag is set when the desired bit is found, or if the run length equaled the maximum run length value and the bit was not found. It is cleared otherwise. Figure 2-17 shows the TBITS instruction format.




FIGURE 2-17. TBITS Instruction Format

#### Set Bit String

**Syntax:** SBITPS  
**Setup:** R0 base address of the destination  
 R1 starting bit offset (signed)  
 R2 number of bits to set (unsigned)  
 R3 address of string look-up table

**Note:** When the instruction terminates, the registers are returned unchanged.

SBITPS sets a number of contiguous bits in memory to 1, and is typically used for data expansion operations. The instruction draws the number of ones specified by the value in R2, starting at the bit address provided by registers R0 and R1. In order to maximize speed and allow drawing of patterned lines, an external 1 Kbyte look-up table is used. The look-up table is specified in the NS32CG16 Printer/Display Processor Programmer's Reference Supplement.

When SBITPS begins executing, it compares the value in R2 with 25. If the value in R2 is less than or equal to 25,

the F flag is cleared and the appropriate number of bits are set in memory. If R2 is greater than 25, the F flag is set and no other action is performed. This allows the software to use a faster algorithm to set longer strings of bits. Figure 2-18 shows the SBITPS instruction format.




FIGURE 2-18. SBITPS Instruction Format

#### Set Bit Perpendicular String

**Syntax:** SBITPS

**Setup:** R0 base address, destination (byte address)  
 R1 starting bit offset  
 R2 number of bits to set  
 R3 destination wrap (signed value, in bits)

**Note:** When the instruction terminates, the R0 and R3 registers are returned unchanged. R1 becomes the final bit offset. R2 is zero.

The SBITPS can be used to set a string of bits in any direction. This allows a font to be expanded with a 90 or 270 degree rotation, as may be required in a printer application. SBITPS sets a string of bits starting at the bit address specified in registers R0 and R1. The number of bits in the string is specified in R2. After the first bit is set, the destination wrap is added to the bit address and the next bit is set. The process is repeated until all the bits have been set. A negative raster wrap offset value leads to a 90 degree rotation. A positive raster wrap value leads to a 270 degree rotation. If the R3 value is - (space wrap + 1 or -1), then the result is a 45 degree line. If the R3 value is +1 or -1, a horizontal line results.

SBITPS and SBITPS allow expansion on any 90 degree angle, giving portrait, landscape and mirror images from one font. Figure 2-19 shows the SBITPS instruction format.



FIGURE 2-19. SBITPS Instruction Format




FIGURE 4-6. Off-Chip and On-Chip Read Cycles




FIGURE 4-5. Write Cycle

## 2.0 Architectural Description (Continued)




FIGURE 2-20. Bus Activity for a Simple BitBLT Operation

Note 1: The example is for a block 4 words wide and 1 line high.  
 Note 2: The sequence is common with all logical operations of the DP8310DP8311 BPU.  
 Note 3: Mask values, shift values and number of bit planes do not affect the performance.  
 Note 4: Zero wait states are assumed throughout the BitBLT operation.  
 Note 5: The data read is performed when the BPU pipeline register needs to be preloaded.

## 2.4.3.3.1 Magnifying Compressed Data

Restoring data is just one application of the SBITIS and SBITPS instructions. Multiplying the "tenth" operand used by the SBITIS and SBITPS instructions causes the resulting pattern to be wider, or a multiple of "tenth".

As the pattern of data is expanded, it can be magnified by 2x, 3x, 4x, ..., 10x and so on. This creates several sizes of the same style of character, or changes the size of a logo. A magnify in both dimensions X and Y can be accomplished by drawing a single line, then using the MOVIS (Move String) or the IIS instructions to duplicate the line, maintaining an equal aspect ratio.

More information on this subject is provided in the NS32C16 Printer/Display Processor Programmer's Reference Supplement.

## 2.5 FAX ACCELERATOR MODULE

The FAX Accelerator Module (FAM) performs arithmetic operations on vectors of complex numbers. High performance is achieved by using a Hardware Multiplier Accumulator, an Address Generator for main memory operand accesses, and an on-chip RAM array.

The FAM executes complex arithmetic calculations on two vector operands. One vector is stored in the internal RAM array. The other vector is either organized as a circular buffer in the main memory or stored in the internal RAM array.

The FAM executes vector operations in a two stage pipeline. This allows for a significant performance enhancement as each operand fetch and execution on different vector elements are performed simultaneously rather than in a strictly sequential manner. The FAM can fetch up to two data elements at a time, using its address generator. The first operand is fetched from the coefficient array whereas the second operand is from either external memory or from the coefficient array. While fetching operands for one vector element, the FAM performs the multiply and add operations on the previous vector element. Each complex multiply and accumulate operation requires two operand fetches, four multiplications and four additions. The FAM pipeline allows a maximal throughput of a complex multiply-accumulate operation in 8 clock cycles.




FIGURE 2.21. Fax Accelerator Module Block Diagram

### 2.5.1 FAM Operation

The following terms are used for the description of operations:

- C[] Coefficient memory element, entry [i] can be selected by address generator or directly accessed by CPU.
- D[] Data from external memory fetched using the address generator.
- Y Complex Multiplier input register.
- D[]<sup>\*</sup> The conjugate of D[].
- A Complex Accumulator.

The FAX Accelerator Module can execute 6 basic commands:

- VCMAC Vector Complex Multiply Accumulate
- VCMAQ Vector Complex Magnitude
- VCMAO Vector Complex Multiply Add
- VCML Vector Complex Multiply
- LOAD Write into C, Y, A, or CTL
- STORE Read from C, A, Y, ST or CTL

VCMAQ, VCMAO and VCML commands use the following parameters:

- D vector starting address
- C vector length
- Control bits

VCMAQ command uses only the last three operands.

### 2.5.1.1 Complex Number Representation

Complex numbers are organized as double words. Each double word contains two 16-bit 2's complement fractional integers. The less significant word contains the Real part of the number. The most significant word contains the Imaginary part of the number.

Complex vectors consist of arrays of complex numbers stored in consecutive addresses. Complex vectors MUST be aligned to double word boundary. Figure 2-22 illustrates the memory organization of vector D.

ADDRESS	CONTENTS
D	Re[D(0)]
D+2	Im[D(0)]
D+4	Re[D(1)]
D+6	Im[D(1)]
	⋮
D+4n	Re[D(n)]
D+4n+2	Im[D(n)]

FIGURE 2-22. Memory Organization of a Complex Vector




FIGURE 4-4. Read Cycle



## 4.0 Device Specifications (Continued)

### 4.4.2 Timing Tables

4.4.2.1 Output Signals: Internal Propagation Delays, NS32FX16-15, NS32FX16-20 and NS32FX16-25

Capacitive Load: C<sub>TL</sub> -100pF, all other outputs -50pF

Symbol	Parameter	Reference	25 MHz	20 MHz	15 MHz	Units
t <sub>1</sub>	Output valid time	RE C <sub>TL</sub>	12	13	14	ns
t <sub>2</sub>	Output valid time	RE C <sub>TL</sub>	5126	5126	5126	ns
t <sub>3</sub>	Output hold time	RE C <sub>TL</sub>	0	12	0	ns
t <sub>4</sub>	Output hold time	RE C <sub>TL</sub>	0	0	0	ns
t <sub>5</sub>	Input setup time	RE C <sub>TL</sub>	10	14	15	ns
t <sub>6</sub>	Input hold time	RE C <sub>TL</sub>	2	2	2	ns
t <sub>7</sub>	Input setup time	RE C <sub>TL</sub>	20	21	22	ns
t <sub>8</sub>	Input hold time	RE C <sub>TL</sub>	2	2	2	ns
t <sub>9</sub>	Input setup time	RE C <sub>TL</sub>	14	15	16	ns
t <sub>10</sub>	Input hold time	RE C <sub>TL</sub>	2	2	2	ns
t <sub>11</sub>	Pulse width	RE C <sub>TL</sub>	10	15	20	ns
t <sub>12</sub>	Output hold time	RE C <sub>TL</sub>	5126	5126	5126	ns
t <sub>13</sub>	Input setup time	FE C <sub>TL</sub>	12	14	15	ns
t <sub>14</sub>	Input hold time	FE C <sub>TL</sub>	2	2	2	ns
t <sub>15</sub>	Input hold time	RE C <sub>TL</sub>	2	2	2	ns
t <sub>16</sub>	Output valid to		10	10	10	ns
t <sub>17</sub>	Input setup time	RE C <sub>TL</sub>	10	18	22	ns
t <sub>18</sub>	Input hold time	RE C <sub>TL</sub>	20	25	31	ns
t <sub>19</sub>	Input hold time	RE C <sub>TL</sub>	5120	5120	5120	ns
t <sub>20</sub>	Input hold time	RE C <sub>TL</sub>	3	4	5	ns
t <sub>21</sub>	Input hold time	RE C <sub>TL</sub>	5120	5120	5120	ns
t <sub>22</sub>	Input hold time	RE C <sub>TL</sub>	3	4	5	ns
t <sub>23</sub>	Input hold time	RE C <sub>TL</sub>	25	29	35	ns
t <sub>24</sub>	Input hold time	RE C <sub>TL</sub>	40	50	66	ns
t <sub>25</sub>	Input hold time	RE C <sub>TL</sub>	5126	5126	5126	ns
t <sub>26</sub>	Input hold time	RE C <sub>TL</sub>	4	5	6	ns
t <sub>27</sub>	Input hold time	RE C <sub>TL</sub>	5126	5126	5126	ns
t <sub>28</sub>	Input hold time	RE C <sub>TL</sub>	5126	5126	5126	ns
t <sub>29</sub>	Input hold time	RE C <sub>TL</sub>	4	5	6	ns
t <sub>30</sub>	Input hold time	RE C <sub>TL</sub>	4	5	6	ns
t <sub>31</sub>	Input hold time	RE C <sub>TL</sub>	8	8	8	ns
t <sub>32</sub>	Input hold time	RE C <sub>TL</sub>	15	20	25	ns
t <sub>33</sub>	Input hold time	RE C <sub>TL</sub>	10	10	10	ns
t <sub>34</sub>	Input hold time	RE C <sub>TL</sub>	10	10	10	ns

1. Not 100% tested

## 2.0 Architectural Description (Continued)

### 2.5.1.2 Mac Operation

The ALU of the FAX Accelerator Module contains a 16/16 multiplier and a 32-bit adder. Bits 15-30 (16 bits) of the result are rounded, and can be read by accessing the A register. If an overflow is detected during operation, the ST register OVF bit and either OP0 or OP1 bits will be set to "1".

A 16-bit value is loaded into bits 15-30 of the Accumulator and the lower bits are set to "0". The value from bit 30 is copied into bit 31 for sign extension. Bit 14 is set to "1". An overflow is detected whenever the value of bit 30 is different from the value of bit 31.

### 2.5.1.3 Instruction Set

Each instruction of the FAM is controlled by two opcode bits (OP0 and OP1), and two specifiers, COU and CLR. COU specifies whether or not the operand on port D of the multiplier needs to be conjugated prior to multiplication. The CLR bit is used to extend the instruction set. On VCMAC and VCMAG, CLR specifies whether or not the Accumulator has to be cleared at the beginning of the vector operation. On VCMAD, CLR is set to specify that the operation will ignore the value of C<sub>ij</sub>. In VCMUL, CLR is set to indicate that the value of D<sub>ij</sub> is to be taken, instead of 1-D<sub>ij</sub>. Table 2.4 is a summary of the various instruction sequences executed by the FAX Accelerator Module as a function of OP0, OP1, COU, and CLR bits in the CTL register.

The summation is done on N elements of the vector.

All operands are complex numbers. Thus,

$$A \cdot \Sigma (C_{ij} \times D_{ij}) \text{ breaks down to:}$$

$$\text{Re}(A) - \Sigma [\text{Re}(C_{ij}) \times \text{Re}(D_{ij})] - \text{Im}(C_{ij}) \times \text{Im}(D_{ij})$$

$$\text{Im}(A) - \Sigma [\text{Re}(C_{ij}) \times \text{Im}(D_{ij})] + \text{Im}(C_{ij}) \times \text{Re}(D_{ij})$$

Note that the Accumulator (A), the multiplier input register (Y), the external data pointer (DPT<sub>IR</sub>) and the coefficient pointer (CPT<sub>IR</sub>) registers are used as temporary registers during vector operations. The values previously stored in those registers are destroyed. If the contents of the Accumulator (A) register after a FAM operation is used as an initial value for the next FAM operation, it should be noted that the least significant bits of A (0-14) may contain a value other than zero.

### 2.5.1.4 Circular Buffers

The FAM accesses arrays of data in external memory using the DPT<sub>IR</sub> as an address pointer. DS0 and DS1 bits of the CTL register control the size of the array. The FAM allows a convenient way of handling the data array as in a FIFO. Only the appropriate number of the least significant bits of the DPT<sub>IR</sub> are incremented on each access. The upper bits remain constant. Table 2.5 shows which bits are incremented. The rest remain constant.

DS1	DS0	External Buffer Size(DW)	Constant Address bits	Incremented Address bits
0	0	8	A0, A5-A23	A1-A4
0	1	16	A0, A6-A23	A1-A5
1	0	32	A0, A7-A23	A1-A6
1	1	64	A0, A8-A23	A1-A7

Instruction	OP0	OP1	CLR	COU	Operation
VCMAD	0	0	0	0	$C_{ij} \leftarrow C_{ij} + Y \times D_{ij}$
	0	0	1	0	$C_{ij} \leftarrow C_{ij} + Y \times D_{ij}^*$
	0	1	0	0	$C_{ij} \leftarrow Y \times D_{ij}$
	0	1	1	0	$C_{ij} \leftarrow Y \times D_{ij}^*$
VCMAL	0	1	0	0	$C_{ij} \leftarrow C_{ij} \times (1 + D_{ij})$
	0	1	0	1	$C_{ij} \leftarrow C_{ij} \times (1 + D_{ij}^*)$
	0	1	1	0	$C_{ij} \leftarrow C_{ij} \times D_{ij}$
	0	1	1	1	$C_{ij} \leftarrow C_{ij} \times D_{ij}^*$
VCMAC	1	0	0	0	$A \leftarrow A + \Sigma (C_{ij} \times D_{ij})$
	1	0	0	1	$A \leftarrow A + \Sigma (C_{ij} \times D_{ij}^*)$
	1	0	1	0	$A \leftarrow \Sigma (C_{ij} \times D_{ij})$
	1	0	1	1	$A \leftarrow \Sigma (C_{ij} \times D_{ij}^*)$
VCMAG	1	1	0	0	$A \leftarrow A + \Sigma (C_{ij} \times C_{ij})$
	1	1	0	1	$A \leftarrow A + \Sigma (C_{ij} \times C_{ij}^*)$
	1	1	1	0	$A \leftarrow \Sigma (C_{ij} \times C_{ij})$
	1	1	1	1	$A \leftarrow \Sigma (C_{ij} \times C_{ij}^*)$

TABLE 2.4. FAX Accelerator Instruction Set

### Summary

#### 2.5.1.5 Performance Considerations

The FAX Accelerator Module is designed for optimal throughput in vector operations. Its two stage pipeline overlaps the execution of operand fetches and multiply-accumulate operations for different vector elements. The FAM can fetch up to two data elements at a time, using its address generator for main memory access and the coefficient array for the second operand. While fetching operands for one vector element, the FAM performs the multiplication and additions on the previous vector element. Each complex multiply and accumulate operation requires two operand fetches, four multiplications and four additions. The FAM pipeline allows a maximal throughput of a complex multiply accumulate operation in 8 clock cycles. See Section B4, FAX Accelerator Module Performance, for more details.

Access to the FAM registers while it is executing a vector operation are delayed (as if the C<sub>WAIT</sub> input is active). When the FAM finishes the operation, access to the registers proceeds.

The FAM uses the full bandwidth of the external bus during VCMAD, VCMUL, or VCMAC operations. While executing the VCMAG instruction, the bus is too as no external operands are required. In this case the core CPU proceeds execution in parallel with the FAM operation.

During VCMAD, VCMUL or VCMAC operations, external HOLD requests will be granted at the end of each memory access. Note that interrupt requests cannot be acknowledged until the FAM finishes a vector operation.

#### 2.5.2 FAM Registers and RAM Array

The FAM contains 7 registers and a 96 double-word RAM array. These registers and internal RAM can be accessed as memory-mapped I/O devices. Any reference to the registers and the RAM is done using the on-chip bus protocol. See Section 3.4.7.

All the registers, except for the Status Register (ST), are read-only and write-only. ST is read-only. Accessing the register memory locations should be a multiple of a byte-length. Word accesses must be on word boundary, and double-word accesses must be on double word boundary. Failing to do so will cause unpredictable results.

#### 2.5.2.1 Coefficient RAM Array C[0]-C[95]

Each register in the coefficient array is 32-bits wide and holds one complex number. See Section 2.5.1.1.

Note that the RAM array is not limited to coefficient storage only. It can be used as a fast, zero-wait state on-chip memory for instructions and data storage.

However, the RAM can be used for instruction storage only if the instructions are loaded into the RAM using word-aligned accesses. This can be achieved by moving aligned double words from the external memory to the on-chip RAM. Data can also be stored in the on-chip RAM with one restriction: storing data in the on-chip RAM can be done only if all the data is written using aligned word or double-word accesses.

#### 2.5.2.2 Multiplier Input Register Y

This 32-bit register holds one complex operand (see Section 2.5.1.1). The Y register is mapped into two consecutive words called Y0 and Y1.

#### 2.5.2.3 Accumulator A


This 32-bit register holds one complex result (see Sec. 2.5.1.1). The A register is mapped into two consecutive words, also called A0 and A1. Internally, A0 and A1 are 32-bit registers, however, only bits 15:30 (16 bits) are accessible. The rest of the bits are used for a higher dynamic range on intermediate calculations.

#### 2.5.2.4 Data Pointer DPTR

This is a 24-bit pointer to the beginning of the data vector in the main memory. In order to implement circular buffers, only the least significant bits of the DPTR pointer are incremented. When the end of a buffer is reached, the least significant bits of DPTR are reloaded with zeros. The number of bits that are set to zero (which defines the size of the circular buffer) is controlled by CTL. The least-significant word of the DPTR is called DPTR0, and the most-significant byte is called DPTR1.

#### 2.5.2.5 Coefficient Memory Vector Pointer CPTL

The CPTL register holds the address and length of the coefficient vector.




S0-S6 Start address of coefficient's vector (number of C-reg).

L0-L6 Length of coefficient's vector (in double words).

Specifying 0 as the value of CPTL will cause an unpredictable result.

#### 2.5.2.6 Control Register CTL

The CTL register controls the various modes of operation. For more details see Section 2.5.1.



#### ORC1-0 Operation code.

00 VCMAD Vector Complex Multiply Add  
01 VCMUL Vector Complex Multiply  
10 VCMAC Vector Complex Multiply Accumulate  
11 VCMAG Vector Complex Magnitude

Register	Address	Length (bytes)	Direction
C[0]-C[95]	FFFFD000-FFFFD17F	96 x 4 = 384	R/W
reserved	FFFFD180-FFFFD3FF	640	R/W
A	FFFFD400	4	R/W
Y	FFFFD404	4	R/W
DPTR	FFFFD408	3	R/W
CPTL	FFFFD40C	2	R/W
CTL	FFFFD40E	1	R/W
ST	FFFFD410	1	R

TABLE 2.6 FAM Register Address Map




FIGURE 4-1. Connection Diagram

#### 4.4 SWITCHING CHARACTERISTICS

##### 4.4.1 Definitions

All the timing specifications given in this section refer to 0.8V or 2.0V on the rising or falling edges of CTL, when the capacitive loading of CTL is 100 pF, unless specifically stated otherwise. The timing

specifications refer to 0.8 or 2.0V on the TTL output and input signals as illustrated in Figures 4-2 and 4-3, unless specifically stated otherwise.

ABBREVIATIONS:  
L.E.—leading edge  
T.E.—trailing edge  
F.E.—falling edge




FIGURE 4-2. Timing Specifications Standard (Signal Valid After Clock Edge)

FIGURE 4-3. Timing Specification Standard (Signal Valid Before Clock Edge)

#### 4.2 ABSOLUTE MAXIMUM RATINGS

to those conditions specified under Electrical Characteristics.	0°C to 70°C
Temperature Under Bias	-65°C to +150°C
Storage Temperature	
All Input or Output Voltages with Respect to GND	-0.5V to +7V

**Note:** Applying voltage beyond that level might overstress the part. Applying voltage on logic pins beyond that level might cause latchup to the product.

0°C to +70°C,  $V_{CC} = 5V \pm 10\%$ ,  $G_D = 0V$

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V <sub>IH</sub>	High Level Input Voltage		2.0		V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Low Level Input Voltage		-0.5		0.8	V
V <sub>OL</sub>	OSCIN Input Low Voltage				0.5	V
V <sub>OH</sub>	OSCIN Input High Voltage		4.5			V
V <sub>OH</sub>	High Level Output Voltage	V <sub>OH</sub> = -400 $\mu$ A	2.4			V
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> = 4 mA			0.45	V
I <sub>I</sub>	Input Load Current	V <sub>CC</sub> = 5.5V, V <sub>SS</sub> = 0V, V <sub>IN</sub> = 0.55V(1)	-20		20	$\mu$ A
I <sub>L</sub>	Leakage Current	V <sub>CC</sub> = 5.5V, V <sub>SS</sub> = 0V, V <sub>OUT</sub> = 0.4, 5.5V	-20		20	$\mu$ A
I <sub>ILS</sub>	SPIC Input Current (low)	V <sub>IN</sub> = 0.4V, SPIC in Input Mode				mA
I <sub>TTL</sub>	CTTL Input Current (low)				4.0	mA
I <sub>CC</sub>	Supply Current	25 MHz, T <sub>A</sub> = 25°C, I <sub>OUT</sub> = 0/2		170	240	mA

**Note 2:** |CC| is effected by the clock scaling factor selected by the C and M bits in the CFG register; see Section 3.2.1.

## DSO-DS1 Data Buffer Size.

- details, see section 2.5.1.3

The ST register holds the status of the last vector operation.

7						0
OVF	X	X	X	X	X	OP1 OP0

OP10	Overflow occurred on calculation of A0.
OP1	Overflow occurred on calculation of A1.

- the user writes directly to either A0 or A1,
- the user writes to the CTL register,
- upon reset.

### 3.1 POWER AND GROUNDING


**Grounding connections are made on 6 pins: GND1  
GND5.**

Decoupling capacitors should also be used to keep the noise level to a minimum. Two standard 0.1  $\mu\text{F}$  ceramic capacitors can be used for this purpose. In addition, a 1.0  $\mu\text{F}$  tantalum capacitor should be connected between VCC and ground. They should be attached to VCC, VSS as close as possible in the NS32C1X15.

The NS32FX16 provides an internal oscillator that interacts with an external clock source through two signals: OSCIN and OSCOUT.

Either an external signal-phase clock signal or a crystal can be used as the clock source. If a single-phase clock source is used, only the connection on OSCIN is required; OSCOUT should be left unconnected or loaded with no more than 5 pF of stray capacitance. The voltage level requirements specified in Section 4.3 must also be met for proper operation.

When operation with a crystal is desired, special care should be taken to minimize stray capacitances and inductances. The crystal, as well as its external HIC components, should be placed in close proximity to the OSCIN and OSCOUT pins to keep the printed circuit board lengths to an absolute minimum.



**FIGURE 3-1. Power and Ground Connections**




FIGURE 3-2(a). Crystal Interconnection - 30 MHz




FIGURE 3-2(b). Crystal Interconnections  
- 40 MHz, 50 MHz

Frequency (MHz)	R1 (k $\Omega$ )	C1 (pF)	C2 (pF)	C3 (pF)	L1 ( $\mu$ H)	R2 ( $\Omega$ )
40	150	20	20	200	1	51
50	150	20	20	200	0.6	51

**TABLE 3-1. External Oscillator Specifications**

## Cystal Characteristics

Type:	At-Cut
Tolerance:	0.005% at 25°C
Stability:	0.01% from 0°C to 70°C
Resonance:	30MHz Fundamental (parallel)
	40, 50 MHz - Third Overtone (parallel)
Maximum Shunt Capacitance:	7pF
Maximum Series Resistance:	50Ω

## 3.2.1 Power Save Mode

The NS32FX16 provides a power save feature that can be used to significantly reduce the power consumption at times when the computational demand decreases. The device uses the clock signal at the OSCIN pin to derive the internal clock as well as the external signals CCTL and FCLK. The frequency is affected by the clock scaling factor. Scaling factors of 1, 2, 4 or 8 can be selected by properly setting the C and M bits in the CFG register. The power save mode should not be used to reduce the CCTL clock frequency below the minimum frequency required by the CPU (1MHz).

Upon reset, both C and M are set to zero; thus, maximum clock rate is selected.

Due to the fact that the C and M bits are programmed by the SETCFG instruction, the power save feature can only be controlled by programs running in supervisor mode.

The following table shows the C and M bit settings for the various scaling factors, and the resulting supply current for a crystal frequency of 50 MHz.

Clock Scaling Factor vs Supply Current

C	M	Scaling Factor	CPU Clock Frequency	Typical Icc at 5V
0	0	1	25 MHz	170 mA
0	1	2	12.5 MHz	91 mA
1	0	4	6.25 MHz	50 mA
1	1	8	3.13 MHz	30 mA

## 3.3 RESETTING

The RSTI input pin is used to reset the NS32FX16. The CPU samples RSTI on the falling edge of CCTL.

Whenever a low level is detected, the CPU responds

immediately. Any instruction being executed is terminated; any results that have not yet been written to memory are discarded; and any pending interrupts and traps are eliminated. The internal latch for the edge-sensitive NMI signal is cleared.

On application of power, RSTI must be held low for at least 50 ns after VCC is stable. This is to ensure that all on-chip voltages are completely stable before operation. Whenever a Reset is applied, it must also remain active for not less than 64 CCTL cycles. See figures 3-4 and 3-5.

While in the Reset state, the CPU drives the signals AD5, RD, WR, DLE, TS0, B[7], and B[15] inactive. ADO, AD15, A16-A23 and SPC are floated, and the state of all other output signals is undefined.

The internal CPU clock and CCTL run at half the frequency of the signal on the OSCIN pin. FCLK runs at the same frequency as OSCIN.

The HIOD signal must be kept inactive. After the RSTI signal is driven high, the CPU will stay in the reset condition for approximately 8 clock cycles and then it will begin execution at address 0.

The PSN is reset to 0. The CFG C and M bits are reset to 0. RSTI is enabled to allow Non-Maskable Interrupts. The following conditions are present after reset due to the PSN being reset to 0:

Tracing is disabled.  
Supervisor mode is enabled.  
Supervisor stack space is used when the TOS addressing mode is indicated.  
No trace traps are pending.  
Only FMM is enabled; INT is not enabled.  
BPU is inactive high.

The Clock Scaling Factor is set to 1; refer to Section 3.2.1.

Note that vectored/non-vectored interrupts have not been selected. While interrupts are disabled, a SETCFG [I] instruction must be executed to declare the presence of the NS32202; if vectored interrupts are desired, if non-vectored interrupts are required, a SETCFG without the [I] must be executed.

The presence/absence of the NS32081 or NS32081 has also not been declared. If there is a Floating-Point Unit, a SETCFG [F] instruction must be executed. If there is no floating-point unit, a SETCFG without the [F] must be executed.




FIGURE 3-3. Recommended Reset Connections

## ST0-ST3

### Bus Status

Bus cycle status code. ST0 is the least significant bit. Encodings are:

- 0000 — Idle: CPU inactive on bus.
- 0001 — Idle: WAIT instruction.
- 0010 — FMM Data Transfer.
- 0011 — Idle: Waiting for Slave.
- 1000 — Interrupt Acknowledge Master.
- 1010 — Interrupt Acknowledge.
- 1011 — Cascaded.
- 1100 — End of Interrupt Master.
- 1101 — End of Interrupt Cascaded.
- 1110 — Sequential Instruction Fetch.
- 1111 — Non-Sequential Instruction Fetch.

## AD5

### Address Strobe

Signals the beginning of a bus cycle; can be used for controlling the address latches. During HIOD asserted, the signal becomes an input and the C monitors it to detect the beginning of external DMA cycle and generate relevant strobe signals. When external DMA Controller is used, A should be pulled up to VCC through 10K resistor.

## B[15]

### Data Direction

Status signal indicating the direction the data transfer during a bus cycle. During HIOD asserted, this signal becomes an input and determines activation of RD or WR.

## SPC

### Slave Processor Control

Used by the CPU as the data strobe output for slave processor transfer used by a slave processor acknowledge completion of a slave instruction.

## TS0

### Timing State Output

The falling edge of TS0 identifies the beginning of state T2 of a bus cycle. The rising edge identifies the beginning of state T4.

## U5

### User/Supervisor

User or Supervisor Mode status. High indicates User Mode; low indicates Supervisor Mode.

## WR

### Write Strobe

Activated during CPU or DMA write cycles to enable writing of data to memory or peripherals.

## 4.1.0 Input-Output Signals

### Address/Data Bus

Multiplexed Address/Data Information. Bit 0 is the least significant bit of load

## AD5

### Address Strobe

Signals the beginning of a bus cycle; can be used for controlling the address latches. During HIOD asserted, the signal becomes an input and the C monitors it to detect the beginning of external DMA cycle and generate relevant strobe signals. When external DMA Controller is used, A should be pulled up to VCC through 10K resistor.

## B[15]

### Data Direction

Status signal indicating the direction the data transfer during a bus cycle. During HIOD asserted, this signal becomes an input and determines activation of RD or WR.

## SPC

### Slave Processor Control

Used by the CPU as the data strobe output for slave processor transfer used by a slave processor acknowledge completion of a slave instruction.

## 4.0 Device Specifications

### 4.1 PIN DESCRIPTIONS

#### 4.1.1 Supplies

**VCC1-5** Power  
+5V positive supplies

**GND1-6** Ground

#### 4.1.2 Input Signals

**WAIT1** Continuous Wait.

Causes the CPU to insert continuous wait states if sampled low at the end of T2 and each following T3 or T3W state. WAIT1-WAIT2 inputs are sampled by the CPU during T3 or T3W if CWAIT is asserted (low) and the corresponding wait-state counter is initialized. The wait states due to WAIT1-WAIT2 (if any) are added only after CWAIT is removed (becomes high). See Section 3.4.3.

**HOLD** Hold Request.

When active, causes the CPU to release the bus for DMA or multiprocessing purposes. See Section 3.5.

Note: If the HOLD signal is generated asynchronously, an setup and hold time may be violated. In this case, it is recommended to synchronize it with CTT1 to minimize the possibility of metastable states.

The CPU provides only one synchronization step to minimize the HOLD latency. This is to avoid speed degradation. In case of heavy HOLD activity (e.g., DMA controller cycle interleaved with CPU cycle).

**INT** Interrupt.

A low level on this pin requests a maskable interrupt. INT must be asserted until the interrupt is acknowledged.

**NMI** Non-Maskable Interrupt.

A high-to-low transition on this signal requests a non-maskable interrupt. Crystal/External Clock Input.

**OSCIN** Input from a crystal or an external clock source.

**RST1** Reset Input.

Asynchronous signal (Schmitt triggered) used to generate a CPU reset.

**WAIT2** Wait State Inputs.

Binary weighted inputs, allowing from zero to three wait states to be specified. The WAIT1-WAIT2 value is sampled by the CPU at the end of T2 (if CWAIT not asserted) or at the end of the last T3 or T3W state in which CWAIT is asserted. See Section 3.4.3.

#### 4.1.3 Output Signals

**A16-A23** High-Order Address Bits.

These are the most significant 8 bits of the memory address bus.

**ALE** Address Latch Enable.

Controls address latches.

**BPU** BPU Cycle.

Activated (low) during a bus cycle to enable an external BPU/T processing unit. The EXBLT instruction activates this signal.

**CTTL1-2** System Clock.

CTTL1 and CTTL2 should be connected together externally.

**DBE** Data Buffers Enable.

Used to control external data buffers. It is active when the data buffers are to be enabled.

**FCLK** Fast Clock.

This clock is derived from the clock waveform on OSCIN. Its frequency is either the same as OSCIN or is lower, depending upon the scale factor programmed into the CFG register. See Section 3.2.1.

**HBE** High Byte Enable.

Status signal used to enable data transfers on the most significant byte of the data bus.

**HLDA** Hold Acknowledge.

Activated by the CPU in response to the HOLD input to indicate that the CPU has released the bus.

**IAS** Internal Address Strobe.

Signals the beginning of an on-chip bus cycle. IAS is a status signal used for debugging and tracing.

**ILO** Interlocked Operation.

When active (low), indicates that an interlocked operation is being executed.

**OSROUT** Crystal Output.

This line is used as the return path for the crystal (if used). It must be left open when an external clock source is used to drive OSCIN.

**PFS** Program Flow Status.

A pulse on this line indicates the beginning of execution of an instruction.

**RD** Read Strobe.

Activated during CPU or DMA read cycles to enable reading of data from memory or peripherals.

**RST0** Reset Output.

Asserted (low) when RST1 is low, initiating a system reset.

## 3.0 Functional Description (Continued)

In general, a SETCFG instruction must be executed in the reset routine. In order to properly configure the CPU, The options should be combined and executed in a single instruction. For example, to declare vectored interrupts, a Floating-Point unit installed, and full CPU clock rate, execute a SETCFG IF, IJ instruction. To declare non-vectored interrupts, no FPU, and full CPU clock rate, execute a SETCFG IJ instruction.




FIGURE 3-4. General Reset Timing




FIGURE 3-5. Power-on Reset Requirements

### 3.4 BUS CYCLES

The CPU will perform a bus cycle for one of the following reasons:

- 1) To write or read data, to or from memory or peripheral devices. Peripheral input and output are memory-mapped in National's Embedded System Processor family.
- 2) To fetch instructions into the eight-byte instruction queue. This happens whenever the bus would otherwise be idle and the queue is not already full.
- 3) To acknowledge an interrupt and allow external circuitry to provide a vector number, or to acknowledge completion of an interrupt service routine.
- 4) To transfer information to or from a Slave Processor.
- 5) To indicate an internal bus cycle (e.g., read of an on-chip FAM control register).

In terms of bus timing, cases 1 through 3 above are identical. For timing specifications, see Section 4. The only external difference between them is the four-bit

Slave Processor cycles differ in that separate control signals are applied and there is no address involved (Section 3.4.9).

When using an external DMA channel, NS32FX16 still generates bus control signals if the DMA controller provides inputs that indicate the beginning of the DMA cycle (ADS) and the cycle type (DDNH). However, the address is generated in this case by the external DMA Controller.

Case 5 does not represent an active bus cycle (ADS not asserted). Instead, a special address strobe, IAS, is asserted. The purpose of these cycles is to allow a debug or trace device (e.g., ISE) to track bus transactions inside the chip.

#### 3.4.1 Bus Status

The NS32FX16 CPU presents four bits of Bus Status information on pins S10-S13. The various combinations on these pins indicate why the CPU is performing a bus cycle, or, if it is idle on the bus, then why it is idle.

The Bus Status pins are interpreted as a four-bit value, with S10 the least significant bit. Their values decode as follows:

0000 — The bus is idle because the CPU does not need to perform a bus access.

0001 — The bus is idle because the CPU is executing the WAIT instruction.

0010 — FAM Data Transfer.

The bus is idle because the CPU is waiting for a Slave Processor to complete an instruction.

0100 — Interrupt Acknowledge, Master.

The CPU is performing a read cycle to acknowledge an interrupt request. See Section 3.4.6.

0101 — Interrupt Acknowledge, Cascaded.

The CPU is reading an interrupt vector to acknowledge a maskable interrupt request from a Cascaded Interrupt Control Unit.

0110 — End of Interrupt, Master.

The CPU is performing a read cycle to indicate that it is executing a Return from Interrupt (RTEI) instruction at the completion of an interrupt's service procedure.

0111 — End of Interrupt, Cascaded.

The CPU is performing a read cycle from a Cascaded Interrupt Control Unit to indicate that it is executing a Return from Interrupt (RTEI) instruction at the completion of an interrupt's service procedure.

1000 — Sequential Instruction Fetch.

The CPU is reading the next sequential word from the instruction stream into the instruction Queue. It will do so whenever the bus would otherwise be idle and the queue is not already full.

1001 — Non-Sequential Instruction Fetch.

The CPU is performing the first fetch of instruction code after the instruction Queue

is purged. This will occur as a result of any jump or branch, any interrupt or trap, or execution of certain instructions.

1010 — Data Transfer.  
The CPU is reading or writing an operand of an instruction.

1011 — Read RAW Operand.  
The CPU is reading an operand which will subsequently be modified and rewritten. The write cycle of RAW will have a "write" status.

1100 — Read for Effective Address Calculation.  
The CPU is reading information from memory in order to determine the Effective Address of an operand. This will occur whenever an instruction uses the Memory Relative or External addressing mode.

1101 — Transfer Slave Processor Status.

The CPU is either transferring an instruction operand to or from a Slave Processor, or it is issuing the Operation Word of a Slave Processor instruction. See Section 3.4.9.2.

1110 — Read Slave Processor Status.  
The CPU is reading a Status Word from a Slave Processor after the Slave Processor has signalled completion of an instruction.

1111 — Broadcast Slave ID.  
The CPU is initiating the execution of a Slave Processor instruction by transferring the first byte of the instruction, which represents the slave processor identification.

Table 3-5 gives the protocols followed for each Floating-Point instruction. The instructions are referenced by their mnemonics. For the bit encodings of each instruction, see Appendix A.

The Operand class columns give the Access Class for each general operand, defining how the addressing modes are interpreted (see *Series 32000 Instruction Set Reference Manual*).

The Operand issued columns show the sizes of the operands issued to the Floating-Point Unit by the CPU. "D" indicates a 32-bit Double Word, "F" indicates that the instruction specifies an integer size for the operand (B = Byte, W = Word, D = Double Word). "F" indicates that the instruction specifies a Floating-Point size for the operand (F = 32-bit Standard Floating, L = 64-bit Long Floating).

The Returned Value Type and Destination column gives the size of any returned value and where the CPU places it. The PSR Bits Affected column indicates which PSR bits, if any, are updated from the Slave Processor Status Word (Figure 3-26).



FIGURE 3-26. Slave Processor Word Format

Any operand indicated as being of cause a transfer if the register address specified. This is because the Floating are physically on the Floating-Point therefore available without CPU assistance.

TABLE 3-5. Floating-Point Instruction Protocols

Mnemonic	Operand 1 Class	Operand 2 Class	Operand 1 Issued	Operand 2 Issued	Returned Value Type and Dest	PSR Bits Affected
ADD	read, F	mmw, F	F	F	1b Op, 2	none
SUB	read, F	mmw, F	F	F	1b Op, 2	none
MAL	read, F	mmw, F	F	F	1b Op, 2	none
DIV	read, F	mmw, F	F	F	1b Op, 2	none
MOV	read, F	write, F	F	F	1b Op, 2	none
INT	read, F	write, F	F	F	1b Op, 2	none
NEG	read, F	write, F	F	F	1b Op, 2	none
CMY	read, F	read, F	F	F	1b Op, 2	N, Z, L
FLOOR	read, F	write, F	F	F	1b Op, 2	none
TRUNC	read, F	write, F	F	F	1b Op, 2	none
ROUND	read, F	write, F	F	F	1b Op, 2	none
MOVFL	read, F	write, L	F	F	L to Op, 2	none
MOVLF	read, L	write, F	L	F	F to Op, 2	none
MOV	read, F	write, F	F	F	1b Op, 2	none
LES	read, D	N/A	D	N/A	N/A	none
SFSR	N/A	write, D	N/A	N/A	D to Op, 2	none
POLY	read, F	read, F	F	F	1b Op, 2	none
DOT	read, F	read, F	F	F	1b Op, 2	none
SCALE	read, F	mmw, F	F	F	1b Op, 2	none
LOG	read, F	write, F	F	F	1b Op, 2	none

Note:  
D = Double Word  
L = Integer size (B, W, D) specified in mnemonic.  
F = Floating-Point type (F, L) specified in mnemonic.  
N/A = Not Applicable to this instruction.

### 3.0 Functional Description (Continued)

- 5) Set "Return Address" to the address of the first byte of the trapped instruction.
- 6) Perform Service (Vector, Return Address). *Figure 3-24.*

#### 3.2.3 Trace Trap Sequence

- 1) In the Processor Status Register (PSR), clear the P bit.
- 2) Copy the PSR into a temporary register, then clear PSR bits S, U and T.
- 3) Push the PSR copy onto the Interrupt Stack as a 16-bit value.
- 4) Set "Vector" to 0.
- 5) Set "Return Address" to the address of the next instruction.
- 6) Perform Service (Vector, Return Address). *Figure 3-24.*

#### 3.8 SLAVE PROCESSOR INSTRUCTIONS

The NS32EX16 supports only one group of instructions, the floating-point instruction set, as being executable by a slave processor. The floating-point instruction set is validated by the F bit in the CFG register.

If a floating-point instruction is encountered and the F bit in the CFG register is not set, a Trap (UND) will result, without any slave processor communication attempted by the CPU. This allows software emulation in case an external floating-point unit (FPU) is not used.

##### 3.8.1 Slave Processor Protocol

- 1) Slave Processor Instructions have a three-byte Basic Instruction Word, consisting of an ID Byte followed by an Operation Word. The ID Byte has three functions:
- 2) It identifies the instruction as being a Slave Processor Instruction.
- 3) It specifies which Slave Processor will execute it.
- 4) It determines the format of the following Operation Word of the instruction.

Upon receiving a Slave Processor instruction, the CPU initiates the sequence outlined in *Figure 3-25*. While applying Status Code 1111 (Broadcast ID, Section 3.4.1), the CPU transfers the ID Byte on the least-significant half of the Data Bus (AD0-AD7). All Slave Processors input this byte and decode it. The Slave Processor selected by the ID Byte is activated, and from that point the CPU is communicating only with it. If any other slave protocol was in progress (e.g., an aborted Slave instruction), this transfer cancels it.

**Status Combinations:**  
Send ID (ID): Code 1111  
Xfer Operand (OP): Code 1101  
Read Status (ST): Code 1110

Step	Status	Action
1	ID	CPU Sends ID Byte.
2	OP	CPU Sends Operation Word.
3	OP	CPU Sends Required Operands.
4	—	Slave Status Execution. CPU Predicts.
5	—	Slave Pulses SFC Low.
6	ST	CPU Reads Status Word. (Trap? Alter Flags?)
7	OP	CPU Reads Results (If Any).

FIGURE 3-25. Slave Processor Protocol

The CPU next sends the Operation Word while applying Status Code 1101 (Transfer Slave Operand, Section 3.4.1). Upon receiving it, the Slave Processor decodes it, and at this point both the CPU and the Slave Processor are aware of the number of operands to be transferred and their sizes. The Operation Word is swapped on the Data Bus; that is, bits 0-7 appear on pins AD0-AD7 and bits 8-15 appear on pins AD8-AD15.

Using the Addressing Mode field within the Operation Word, the CPU starts fetching operands and is using them to the Slave Processor. To do so, it references any Addressing Mode extensions which may be appended to the Slave Processor instruction. Since the CPU is solely responsible for memory accesses, these extensions are not sent to the Slave Processor. The Status Code applied is 1101 (Transfer Slave Processor Operand, Section 3.4.1).

After the CPU has issued the last operand, the Slave Processor starts the actual execution of the instruction. Upon completion, it will signal the CPU by pulsing SFC low.

While the Slave Processor is executing the instruction, the CPU is free to prefetch instructions into its queue. If it fills the queue before the Slave Processor finishes, the CPU will wait, applying Status Code 0011 (Waiting for Slave).

Upon receiving the pulse on SFC, the CPU uses SFC to read a Status Word from the Slave Processor, applying Status Code 1110 (Read Slave Status). This word has the format shown in *Figure 3-26*. If the O bit ("Out", bit 0) is set, this indicates that an error was detected by the Slave Processor. The CPU will not continue the protocol, but will immediately trap through the Slave vector in the Interrupt Table. Certain Slave Processor instructions cause CPU PSR bits to be loaded from the Status Word.

The last step in the protocol is for the CPU to read a result, if any, and transfer it to the destination. The Read cycles from the Slave Processor are performed by the CPU while applying Status Code 1101 (Transfer Slave Operand).

### 3.0 Functional Description (Continued)

#### 3.4.2 Basic Read and Write Cycles

The sequence of events occurring during a CPU access to either memory or peripheral device is shown in *Figure 3-7* for a read cycle, and *Figure 3-8* for a write cycle.

The cases shown assume that the selected memory or peripheral device is capable of communicating with the CPU at full speed. If not, then cycle extension may be requested through WAIT and/or WAIT1-2.

A full-speed bus cycle is performed in four cycles of the CTTL clock signal, labeled T1 through T4. Clock cycles not associated with a bus cycle are designated T1' (for "idle").

During T1, the CPU applies an address on pins AD0-AD15 and A16-A23. It also provides a low-going pulse on the ADS pin, which serves the dual purpose of informing external circuitry that a bus cycle is starting and of providing control to an external latch for demultiplexing Address bits 0-15 from the AD0-AD15 pins. See *Figure 3-6*.

However, using the ALE output signal is suggested for controlling the address latch. In normal CPU read cycles, and in external DMA cycles, ALE is asserted (high) at T4, and is deasserted (low) at T1 (see *Figure 3-7*). This eliminates the need for inverting the existing ADS on-chip to generate the address latch strobe, and removes the address latch strobe from the critical path to memory.

In CPU read and write cycles that access the on-chip FAM, in slave cycles and in non-DMA idle states, ALE is always high. ALE is active (high) after reset. ALE is never Tri-State.

During this time also the status signals  $\overline{DIN}$ , indicating the direction of the transfer, and  $\overline{HITL}$ , indicating whether the high byte (AD8-AD15) is to be referenced, become valid.

During T2 the CPU switches the Data Bus, AD0-AD15, to either accept or present data. Note that the signals A16-A23 remain valid and need not be latched.




FIGURE 3-6. Bus Connections




FIGURE 3-7. On-Chip Read Cycle Timing

3.7.7 Priority among simultaneous interrupt and trap requests as follows:

- 1) Traps other than Trace (highest priority)
- 2) Non-Maskable Interrupt
- 3) Maskable Interrupts (lowest priority)

#### 3.7.8 Exception Acknowledge Sequences:

For purposes of the following detailed discussion of interrupt and trap acknowledge sequences, a single sequence called "Service" is defined in Figure 3-24. Upon detecting any interrupt request or trap condition, the CPU first performs a sequence dependent upon the type of interrupt or trap. This sequence will include pushing the Processor Status Register and establishing a Vector and a Return Address. The CPU then performs the Service sequence.

#### 3.7.8.1 Maskable/Non-Maskable Interrupt Sequence

This sequence is performed by the CPU when the NM pin receives a falling edge, or the INT pin becomes active with the PSRI bit set. The interrupt sequence begins either at the next instruction boundary or at the next interruptible point during its execution, as in the case of string or graphic instructions that have interior loops. The graphics instructions are interruptible.

1. If a string instruction was interrupted and not yet completed:
  - a. Clear the Processor Status Register P bit.
  - b. Set "Return Address" to the address of the first byte of the interrupted instruction. Otherwise, set "Return Address" to the address of the next instruction.
2. Copy the Processor Status Register (PSR) into a temporary register, then clear PSR bits S, U, T, P and I.
3. If the interrupt is Non-Maskable:
  - a. Read a byte from address FFFFD016, applying Status Code 0100 (Interrupt Acknowledge, Master: Section 3.4.1). Discard the byte read.
  - b. Set "Vector" to 1.
  - c. Go to Step 8.
4. If the interrupt is Non-Vectored:
  - a. Read a byte from address FFFFD016, applying Status Code 0100 (Interrupt Acknowledge, Master: Section 3.4.1). Discard the byte read.
  - b. Set "Vector" to 0.
  - c. Go to Step 8.
5. Here the interrupt is Vectored. Read "Byte" from address FFFFD016, applying Status Code 0100 (Interrupt Acknowledge, Master: Section 3.4.1).
6. If "Byte" = 0, then set "Vector" to "Byte" and go to Step 8.

Interrupt source is Cascaded. (More negative values are reserved for future use.) Perform the following:

- a. Read the 32-bit Cascade Address from memory. The address is calculated as  $INTBASE + 4 \times \text{Byte}$ .
- b. Read "Vector" applying the Cascade Address just read and Status Code 0101 (Interrupt Acknowledge, Cascaded: Section 3.4.1).
6. Push the PSR copy (from Step 2) onto the interrupt Stack as a 16-bit value.
9. Perform Service (Vector, Return Address).

Figure 3-24.

#### Service (Vector, Return Address):

- 1) Read the 32-bit External Procedure Descriptor for the Interrupt Dispatch Table. address is Vector +  $INTBASE$ . Register contains.
- 2) Move the Module field of the Descriptor into the temporary MOD Register.
- 3) Read the Program Base pointer from memory address MOD + 8, and add it to the Offset field from the Descriptor, placing the result in the Program Counter.
- 4) Read the new Static Base pointer from the memory address contained in MOD, placing it into the SB Register.
- 5) Flush Queue: Non-sequentially fetch first instruction of interrupt routine.
- 6) Push MOD Register onto the interrupt Stack as a 16-bit value. (The PSR has already been pushed as a 16-bit value.)
- 7) Push the Return Address onto the interrupt Stack as a 32-bit quantity.
- 8) Copy temporary MOD Register to MOD Register.

FIGURE 3-24: Service Sequence invoked during All Interrupt/Trap Sequences

#### 3.7.8.2 Trap Sequence: Traps Other Than Trace

- 1) Restore the currently selected Stack Pointer and the Processor Status Register to their original values at the start of the trapped instruction.
- 2) Set "Vector" to the value corresponding to the trap type.
 

SLAVE:	Vector=3
ILL:	Vector=4
SVC:	Vector=5
DVZ:	Vector=6
FLG:	Vector=7
BPT:	Vector=8
UND:	Vector=10
- 3) Copy the Processor Status Register (PSR) into a temporary register, then clear PSR bits S, U, P and T.
- 4) Push the PSR copy onto the interrupt Stack as a 16-bit value.



### 3.0 Functional Description (Continued)

#### 3.7.4 Non-Maskable Interrupt

The Non-Maskable Interrupt is triggered whenever a falling edge is detected on the NMI pin. The CPU performs an Interrupt Acknowledge. Master bus cycle when processing of this interrupt actually begins. The interrupt Acknowledge cycle differs from that provided for Maskable Interrupts in that the address presented is FFFF0016. The vector value used for the Non-Maskable Interrupt is taken as 1, regardless of the value read from the bus.

The service procedure returns from the Non-Maskable Interrupt using the Return from Trap (RETT) instruction. No special bus cycles occur on return.

For the full sequence of events in processing the Non-Maskable Interrupt, see Section 3.7.8.1.

#### 3.7.5 Traps

Traps are processing exceptions that are generated as direct results of the execution of an instruction. The Return Address pushed by any trap except Trap (TRC) is the address of the first byte of the instruction during which the trap occurred. Traps do not disable interrupts, as they are not associated with external events. Traps recognized by NS32FX16 CPU are:

Trap (SLAVE): An exceptional condition was detected by the Floating Point Unit during the execution of a Slave Instruction. This trap is requested via the Status Word returned as part of the Slave Processor Protocol (Section 3.8.1).

Trap (ILL): Illegal operation. A privileged operation was attempted while the CPU was in User Mode (PSR bit U=1).

Trap (SVC): The Supervisor Call (SVC) instruction was executed.

Trap (DIV2): An attempt was made to divide an integer by zero. (The SLAVE trap is used for Floating Point division by zero.)

Trap (FLAG): The FLAG instruction detected a "1" in the CPU PSR F bit.

Trap (BPT): The Breakpoint (BPT) instruction was executed.

Trap (TRC): The instruction just completed is being traced. See Section 3.7.6.

Trap (UND): An undefined opcode was encountered by the CPU.

#### 3.7.6 Instruction Tracing

Instruction tracing is a feature that can be used during debugging to single-step through selected portions of a program. Tracing is enabled by setting the T bit in the SR Register. When enabled, the CPU generates a trace Trap (TRC) after the execution of each instruction.

At the beginning of each instruction, the T bit is copied to the PSR P (Trace Pending) bit. If the P bit is set at the end of an instruction, then the Trace Trap is activated. If any other trap or interrupt request is made during a traced instruction, its entire service procedure

is allowed to complete before the Trace Trap occurs. Each interrupt and trap sequence handles the P bit for proper tracing, guaranteeing only one Trace Trap per instruction, and guaranteeing that the Return Address pushed during a Trace Trap is always the address of the next instruction to be traced.

Due to the fact that some instructions can clear the T and P bits in the PSR, in some cases a Trace Trap may not occur at the end of the instruction. This happens when one of the privileged instructions, BICPSRW or LPRW PSR, is executed.

In other cases, it is still possible to guarantee that a Trace Trap occurs at the end of the instruction, provided that special care is taken before returning from the Trace Trap Service Procedure. In case a BICPSRW instruction has been executed, the service procedure should make sure that the T bit in the PSR copy saved on the Interrupt Stack is set before executing the RETT instruction to return to the program being traced. If the RETT or RETI instructions have to be used, the Trace Trap Service Procedure should set the P and T bits in the PSR copy of the Interrupt Stack that is going to be restored in the execution of such instructions.

While debugging the NS32FX16 instructions which have interior loops (BBOR, BBXOR, BBAND, BBOR, EXIBT, MOVAMP, SHIFPS, TBITS), special care must be taken with the single-step trap. If an interrupt occurs during a single-step of one of the graphics instructions, the interrupt will be serviced. Upon return from the interrupt service routine, the new NS32FX16 instruction will not be re-entered, due to a single-step trap. Both the NMI and INT interrupts will cause this behavior. Another single-step operation (S command in DEBUG/MON16) will resume from where the instruction was interrupted. There are no side effects from this early termination, and the instruction will complete normally.

For all other Series 32000 instructions, a single-step operation will complete the entire instruction before trapping back to the debugger. On the instructions mentioned above, several single-step commands may be required to complete the instruction, ONLY when interrupts are occurring.

There are some suggested methods to give the appearance of single-stepping for these NS32FX16 instructions.

1. MON16 monitors the return from the single-step trap vector's PC value. If the PC has not changed since the last single-step command was issued, the single-step operation is repeated. It is also advisable to ensure that one of the NS32FX16 instructions is being single-stepped by inspecting the first byte of the address pointed to by the PC register. If it is 0x0E, then the instruction is an NS32FX16 specific instruction.

2. A breakpoint following the instruction would also trap after the instruction had completed.

Note: If instruction tracing is enabled while the next instruction is executed, the Trap (TRC) occurs after the next interrupt, when the interrupt service procedure has returned.

### 3.0 Functional Description (Continued)






FIGURE 3-8. On-Chip Write Cycle Timing



**FIGURE 3-9. Extension of an Off-Chip Read Cycle**



**FIGURE 3-23. Cascaded Interrupt Control Unit Connections**

In a system which uses cascading, two tasks must be performed upon initialization:

- 1) For each Cascaded ICU in the system, the Master ICU must be informed of the line number (0 to 15) on which it receives the cascaded requests.
- 2) A Cascade Table must be established in memory. The Cascade Table is located in a NEGATIVE direction from the location indicated by the CPU Interrupt Base (INTBASE) Register. Its entries are 32 bit addresses, pointing to the Vector Registers of each of up to 16 Cascaded ICUs.

*Figure 18 illustrates the position of the Cascaded Address Register in the address bus. See Table 1. To find the Cascaded Table entry for a Cascaded ICU, take its Master ICU line number (0 to 15) and subtract 16 from it, giving an index in the range -16 to -1. Multiply this value by 4, and add the resulting negative number to the contents of the INBASIS Register. The 32-bit entry at this address must be set to the address of the Hardware Vector Register of the Cascaded ICU. This is referred to as the "Cascaded Address".*

Upon receipt of an interrupt request from a Cascade-enabled I/O device, the Master I/O Controller (IOIC) sends an interrupt request to the CPU and provides the Cascade Address (CA) value instead of a (possibly) negative Cascade Table index. The CPU, seeing the negative value, uses it as an index into the Cascade Table and reads the Cascade Address from the referenced entry. Applying this address, the CPU performs an "interrupt" bus cycle, reading the final vector value. This vector is interpreted by the CPU as an unsigned byte and can therefore be in the range 0 through 255.

In returning from a Cascaded Interrupt, the service routine executes the `Return from Interrupt (IRETI)` procedure, which executes the `Return from Interrupt (IRETD)` instruction, as it would for any Maskable Interrupt. This instruction causes the CPU to perform an "End of Interrupt, Master" bus cycle. When the CPU performs this bus cycle, the Master ICU again provides the negative Cascaded Table index. The CPU, seeing a negative Cascaded Table index, performs a bus cycle to read the value, uses it to find the corresponding Cascaded address, and then performs an "End of Interrupt, Cascaded" bus cycle. The CPU then performs a bus cycle to read the value, which informs the Cascaded ICU of the completion of the service routine. The byte read from the Cascaded ICU is discarded.



**FIGURE 3-22. Interrupt Control Unit Connections (16 Levels)**

**Note:** If an interrupt must be masked off, the CPU can do so by setting the corresponding bit in the Interrupt Mask Register of the Interrupt Controller. However, if an interrupt is set pending, it must be cleared manually.

following that instruction since it might have sampled the  $\overline{R}$ . This could cause the ICU to lose the value of the instruction. To avoid this problem the above code provides an invalid vector. To avoid this problem the above code provides an invalid vector. To avoid this problem the above code provides an invalid vector.

At this time the signals  $\overline{\text{TSO}}$  (Timing State Output),  $\overline{\text{DBE}}$  (Data Buffer Enable) and either  $\overline{\text{RD}}$  (Read Strobe) or  $\overline{\text{WR}}$  (Write Strobe) will also be activated.

At this time the signals  $\overline{\text{TSO}}$  (Timing State Output),  $\overline{\text{DBE}}$  (Data Buffer Enable) and either  $\overline{\text{RD}}$  (Read Strobe) or  $\overline{\text{WR}}$  (Write Strobe) will also be activated.

The T3 state provides for access time requirements, and it occurs at least once in a bus cycle. At the end of T2, on the rising edge of CT<sub>TL</sub>, the CWA<sub>IF</sub> and WA<sub>IF</sub>1:2 signals are sampled to determine whether the bus cycle will be extended. See Section 3.4.3.

**will be extended. See Section 3.4.3**

If the CPU is performing a read cycle, the data bus (AD0-AD15) is sampled at the beginning of T4 on the rising edge of CTTL. Data must, however, be held a little longer to meet the data hold time requirements. The I/O signal is guaranteed not to go inactive before this time, so its rising edge can be safely used to disable these devices providing the input data.

The T4 state finishes the bus cycle. At the beginning of T4, the RD or WR, and I/O signals go inactive, and on the falling edge of CTR, DLE goes inactive, having provided for necessary data hold times. Data during While cycles remains valid from the CPU throughout T4. Note that the Bus Status lines (SI0-SI3) change at the beginning of T4, anticipating the following bus cycle (if any).

To allow sufficient access time for any speed of memory or peripheral device, the NS32C16 provides for extension of a bus cycle. Any type of bus cycle except Slave Processor cycle can be extended.

To allow sufficient access time for any speed of memory or peripheral device, the NS32C16 provides for extension of a bus cycle. Any type of bus cycle except Slave Processor cycle can be extended.

In *Figures 3-7* and *3-8*, note that during T3 all bus control signals from the CPU are flat. Therefore, a bus cycle can be clearly extended by causing the T3 state to be repeated. This is the purpose of the WAIT-2 and WAIT input signals.


At the end of state T<sub>2</sub>, on the rising edge of CTTL, WAIT1-2 and CWAIT are sampled.

If any of these signals are active, the bus cycle will be extended by at least one clock cycle. Thus, one or more additional T2 states (also called wait state T3W) will be inserted after the next T1 state. Any combination of the above signals can be activated at one time. However, the WAIT1:2 inputs are only sampled by the CPU at the end of state T2. They are ignored at all other times.

The Wait1-2 inputs are binary weighted, and can be used to insert up to 3 wait states, according to the following table.

WAIT2	WAIT1	Number of Wait States
HIGH	HIGH	0
HIGH	LOW	1
LOW	HIGH	2
LOW	LOW	3

CWAIT causes wait states to be inserted continuously as long as it is sampled active. It is normally used when the number of wait states to be inserted in the CPU bus cycle is not known in advance.



**FIGURE 3-10. Memory Interface**

The following sequence shows the CPU response to the WAIT-1-2 and CWAIT inputs.

1. Start dos cycle.
2. Sample  $W_{AI}^{(1,2)}$  and  $CW_{AI}^{(1,2)}$  at the end of state 12.
3. If the  $W_{AI}^{(1,2)}$  inputs are both inactive, then go to step 6.
4. Insert the number of wait states selected by

5. Sample  $\bar{C}W\bar{A}I\bar{T}$  again.
6. If  $\bar{C}W\bar{A}I\bar{T}$  is not active, then go to step 8.
7. Insert one wait state and then go to step 5
8. Complete bus cycle.

Figure 3.9 shows a bus cycle extended by three wait states, two of which are due to WAIT2 and one of which is due to WAIT.

The 24-bit address provided by the NS32F616 is a byte address; that is, it uniquely identifies one of up to  $2^{24}$  (16,777,216) eight-bit memory locations. An important feature of the NS32F616 is that the presence of a 16-bit bus imposes no restrictions on data alignment; any data bus imposes no restrictions on data alignment; any data item, regardless of size, may be placed starting at data item address. The NS32F616 provides a special control signal, *16-bit Byte Enable* (*16BE*), which facilitates individual byte addressing on a 16-bit bus.

Memory is organized as two eight-bit banks, each bank receiving the word address (A1-A23) in parallel. One bank, connected to Data Bus pins AD0-AD7, is enabled/od bank, connected to Data Bus pins AD8-AD15, is enabled to respond to even byte addresses; i.e., when the least significant address bit (A0) is low. The other bank, connected to Data Bus pins AD8-AD15, is enabled when A0 is low. See Figure 3-10.

Any bus cycle falls into one of three categories: Even Byte Access, Odd Byte Access, and Even Word Access. All accesses to any data type are made up of sequences of these cycles. Table 3-2 gives the state of A0 and H0E for each category.

TABLE 3-2. Bus Cycle Categories

Category	H0E	A0
Even Byte	1	0
Odd Byte	0	1
Even Word	0	0

Accesses of operands requiring more than one bus cycle are performed sequentially, with no idle T-States separating them. The number of bus cycles required to transfer an operand depends on its size and its alignment (i.e., whether it starts on an even byte address or an odd byte address). Table 3-3 lists the bus cycle performed for each situation. For the timing of A0 and H0E, see Section 3.4.2.

#### 3.4.4.1 Bit Accesses

The Bit Instructions perform byte accesses to the byte containing the designated bit. The Test and Set Bit Instruction (SBIT), for example, reads a byte, alters it, and rewrites it, having changed the contents of one bit.

#### 3.4.4.2 Bit Field Accesses

An access to a Bit Field in memory always generates a Double-Word transfer at the address containing the least significant bit of the field. The Double Word is read by an Extract Instruction; an Insert Instruction reads a Double Word, modifies it, and rewrites it.

#### 3.4.4.3 Extended Integer (MEI) Instruction

The Multiply-Extended Integer (MEI) instruction will return a result which is twice the size in bytes of the operand's reads. If the multiplicand is in memory, the most significant half of the result is written first (at the higher address), then the least significant half.

#### 3.4.5 Instruction Fetches

Instructions for the NS32FX16 CPU are "prefetched"; that is, they are input before being needed into the next available entry of the right-byte Instruction Queue. The CPU performs two types of Instruction Fetch cycles: Sequential and Non-Sequential. These can be distinguished from each other by their differing status combinations on pins SIO-S13 (Section 3.4.1).

A Sequential Fetch will be performed by the CPU whenever the Data Bus would otherwise be idle and the Instruction Queue is not currently full. Sequential Fetches are always Even Word Read cycles (Table 3-2). A Non-Sequential Fetch occurs as a result of any break in the normally sequential flow of a program. Any jump or branch instruction, a trap or an interrupt, will cause the next Instruction Fetch cycle to be Non-Sequential.

In addition, certain instructions flush the instruction queue, causing the next instruction fetch to display Non-Sequential status. Only the first bus cycle after a break displays Non-Sequential status, and that cycle is either an Even Word Read or an Odd Byte Read, depending on whether the destination address is even or odd.

#### 3.4.6 Interrupt Control Cycles

Activating the INT or INT1 pin on the CPU will initiate one or more bus cycles whose purpose is interrupt control rather than the transfer of instructions or data. Execution of the Return from Interrupt Instruction (RETI) will also cause Interrupt Control bus cycles. These differ from instruction or data transfers only in the status presented on pins SIO-S13. All interrupt control cycles are single-byte Read cycles.

Table 3-4 shows the Interrupt Control sequences associated with each interrupt and with the return from its service routine. For full details of the NS32FX16 Interrupt structure, see Section 3.7.




FIGURE 3-21. Return from Interrupt (RETI) Instruction Flow

#### 3.7.3.2 Vectored Mode: Non-Cascaded Case

In the Vectored mode, the CPU uses an Interrupt Control Unit (ICU) to prioritize up to 16 interrupt requests. Upon receipt of an interrupt request on the INT pin, the CPU performs an "Interrupt Acknowledge Master" bus cycle reading a vector value from the low-order byte of the Data Bus. This vector is then used as an index into the Dispatch Table in order to find the service procedure. The service procedure eventually returns via the Return from Interrupt (RETI) instruction, which performs an End of Interrupt bus cycle, informing the ICU that it may re-prioritize any interrupt requests still pending. The ICU provides the vector number again, which the CPU uses to determine whether it needs also to inform a Cascaded ICU.

In a system with only one ICU (16 levels of interrupt), the vectors provided must be in the range 0 through 127; that is, they must be positive numbers in eight bits. By providing a negative vector number, an ICU flags the interrupt source as being a Cascaded ICU (see below).

#### 3.7.3.3 Vectored Mode: Cascaded Case

In order to allow up to 256 levels of interrupt, provision is made both in the CPU and in the NS32202 Interrupt Control Unit (ICU) to transparently support cascading. Figure 3-23 shows a typical cascaded configuration. Note that the Interrupt Request input of the Master ICU, which is the only ICU which drives the CPU INT pin,

### 3.7.2 Returning from an Exception Service

To return control to an interrupted program, one of two instructions can be used: RETT (Return from Trap) and RETI (Return from Interrupt).

RETI is used to return from a maskable interrupt service procedure. A difference of RETI also informs any external interrupt control units that interrupt service has completed. Since interrupts are generally asynchronous external events, RETI does not discard parameters from the stack.

Both of the above instructions always restore the PSR, MOD, PC and SB registers to their previous contents.

The **INT** pin is a level-sensitive input. A continuous low level is allowed for generating multiple interrupt requests. The input is maskable, and is therefore enabled to generate interrupt requests only while the **Processor Status Register 1** bit is set. The **1** bit is:

automatically cleared during service of an INI or NMJ request, and is restored to its original setting upon return from the Interrupt service routine via the RETI or RETI instruction.

The **INT** pin may be configured via the **SEICFG** instruction as either Non-Vectored (CFG Register bit **I=0**) or Vectored (bit **I=1**).

In the Non-Vectored mode, an interrupt request on the INT pin will cause an Interrupt Acknowledge bus cycle, but the CPU will ignore any value read from the bus and use instead a default vector of zero. This mode is useful for small systems in which hardware interrupt prioritization is unnecessary.



**TABLE 3-3. Access Sequences**

### A. Odd Word Access Sequence

### B. Even Double-Word Access Sequence

### C. Odd Double-Word Access Sequence

#### D. Even Quad-Word Access Sequence

batch or slave) can occur here.

### E. Odd Quad-Word Access Sequence

00-00000

By 0 0 0

Even	Don't Care	Odd
Even Dye	0	Dye 7
A + 7	1	

TABLE 3-4. Interrupt Sequences

Cycle	Status	Address	$\overline{D0N}$	$\overline{H0E}$	A0	High Bus	Low Bus
<b>A. Non-Maskable Interrupt Control Sequence</b>							
1	Interrupt Acknowledge	FFFF0016	0	1	0	Don't Care	Don't Care
Interrupt Return None: Performed through Return from Trap (RETT) instruction.							
<b>B. Non-Vectored Interrupt Control Sequence</b>							
1	Interrupt Acknowledge	FFFF0016	0	1	0	Don't Care	Don't Care
Interrupt Return None: Performed through Return from Trap (RETT) instruction.							
<b>C. Vectored Interrupt Sequence: Non-Cascaded</b>							
1	Interrupt Acknowledge	FFFF0016	0	1	0	Don't Care	Vector: Range: 0-127
Interrupt Return None: Performed through Return from Trap (RETT) instruction.							
1	Interrupt Return	FFFF0016	0	1	0	Don't Care	Vector: Same as in Previous Int Ack. Cycle
<b>D. Vectored Interrupt Sequence: Cascaded</b>							
1	Interrupt Acknowledge	FFFF0016	0	1	0	Don't Care	Cascade Index: range: 16 to -1
2	(The CPU here uses the Cascade Index to find the Cascade Address.)						
2	Interrupt Return	0101	0	1	0	Vector range 0-255; on appropriate half of Data Bus for even/odd address	
1	Interrupt Return	FFFF0016	0	1	0	Don't Care	Cascade Index: same as in previous Int. Ack. Cycle
2	(The CPU here uses the Cascade Index to find the Cascade Address.)						
2	Interrupt Return	0111	0	1	0	Don't Care	Don't Care

\* If the Cascaded ICU address is Even (A0 is low), then the CPU applies  $\overline{H0E}$  high and reads the vector number from bits 8-15 of the Data Bus. The vector number may be in the range 0-255.

Don.




FIGURE 3-19. Exception Acknowledge Sequence

### 3.0 Functional Description (Continued)

### 1.7 EXCEPTION PROCESSING

Exceptions are special events that alter the sequence of instruction execution. The CPU recognizes two basic types of exceptions: interrupts and traps.


An interrupt occurs in response to an event signaled by activating the NMIO or I/O input signals. Interrupts are typically requested by peripheral devices that require the CPU's attention.

traps occur as a result either of exceptional conditions (e.g., attempted division by zero) or of specific instructions whose purpose is to cause a trap to occur (e.g., supervisor call instruction).

When an exception is recognized, the CPU saves the PC, PSR and the MOD register contents on the interrupt stack and then it transfers control to an exception service procedure.

Details on the operations performed in the various cases by the CPU to enter and exit the exception service procedure are given in the following sections.

It is to be noted that the reset operation is not treated here as an exception, even though, like any exception, it alters the instruction execution sequence. This is because the CPU handles reset in a significantly different way than it handles exceptions.



### 3.7.1 Exception Acknowledge Sequence

**When an exception is recognized, the CPU goes through three major steps:**

### 1) Adjustment of Registers

Depending on the source of the exception, the CPU may restore and/or adjust the contents of the Program Counter (PC), the Processor Status Register (PSR) and the currently-selected Stack Pointer (SP). A copy of the PSR is made and the PSR is then set to reflect Supervisor Mode and selection of the interrupt Stack.

## 2) Vector Acquisition

A Vector is either obtained from the Data Bus or is supplied by default.

### 3) Service Call

The Vector is used as an index into the Interrupt Dispatch Table, whose base address is taken from the CPU Interrupt Base (INTBASE) Register. See Figure 3-18. A 32-bit External Procedure Call is performed using it. The MOD Register (16 bits) and Program Counter (32 bits) are pushed on the Interrupt Stack.

### 3.0 Functional Description (Continued)

### 3.4.7 On-Chip Bus Cycles


The bus cycles accessing registers of the on-chip FAX Accelerator Module do not involve any off-chip resource. However, for observability reasons, the NS32CX16's bus interface provides all the necessary information in order to allow a debug or trace device (e.g., ISE) to track an on-chip bus transaction.

An on-chip bus transaction is very similar (timewise) to an off-chip bus transaction. However, the ADS, RD, WR, TSO, and DfE outputs are not asserted by the CPU. Instead, the NS32FX16 asserts a special output,

**iAS.** During write cycles to on-chip addresses, the data to be written can be observed on ADO-AD15.

**Access to the FAM registers while it is executing a vector operation are delayed (as if the CWall input is active). When the FAM finishes the operation, access to the registers proceeds. Those wall stlals cannot be observed on external pins.**

The address on AD0-AD15 and A16-A23 during internal reference is the 24 least significant bits of the addressed internal register address.



**FIGURE 3-18. Interrupt Dispatch and Cascade Tables**




FIGURE 3-11 (b). On-Chip Write Cycle




FIGURE 3-17. HOLD Timing, Bus Initially Not Idle

### 3.6 INSTRUCTION EXECUTION AND STATUS

In addition to the four bits of Bus Cycle status (ST0-ST3), the NS32PFX16 CPU also presents Instruction Status information on three separate pins. These pins differ from ST0-ST3 in that they are synchronous to the CPU's internal instruction execution section rather than to its bus interface section.

PFS (Program Flow Status) is pushed low as each instruction begins execution. It is intended for debugging purposes.

US (User Status) originates from the U bit of the Processor Status Register, and indicates whether the CPU is currently running in User or Supervisor mode. Although it is not synchronous to bus cycles, there are guarantees on its

validity during any given bus cycle. See the Timing Specifications in Section 4.

IL0 (Interlocked Operation) is activated during an SBITI (Set Bit, Interlocked) or CBITI (Clear Bit, Interlocked) instruction. It is made available to external bus arbitration circuitry in order to allow these instructions to implement the semaphore primitive operations for multi-processor communication and resource sharing. IL0 is guaranteed to be active during the operand accesses performed by the interlocked instructions.

Note: The acknowledge of IL0 is on a cycle-by-cycle basis. Therefore, it is possible to have IL0 active when an interlocked operation is in progress. In this case, IL0 remains low and the interlocked instruction continues only after IL0 is de-asserted.



(HOLD acknowledge) pins. By asserting **HOLD** low, an external device requests access to the bus. On receipt of **HOLD** from the CPU, the device may perform bus cycles, as the CPU at this point has set **AD0-AD15**, **A16-23** and **HBE** to the **TRISTATE** condition and has switched **ADS** and **DDIN** to the input mode. The CPU now monitors **ADS** and **DDIN** from the external device to generate the relevant strobe signals (*i.e.*, **TISO**, **DBE**, **RD** or **WR**). To return control of the bus to the CPU, the device sets **HOLD** inactive, and the CPU acknowledges return of the bus by setting **HOLD** inactive.

inactive, unless they are also monitored by the DMA controller. If wait states are required,  $\overline{CWAIT}$  should be used.

**Note 2:** The logic value of the status pin, `STO513`, is undefined during DMA activity.



**FIGURE 3-16. HOLD Timing, Bus Initially Idle**

### 3.4.8 Initiated by Off-Chip DMA Controller

and UDIN signals to the CPU and drives the address



**FIGURE 3-12. DMAC Initiated Bus Cycle**

### 3.4.8 Slave Processor Communication

The SPC pin is used as the data strobe for Slave Processor transfers. In a Slave Processor bus cycle, data is transferred on the Data Bus (ADD-AD15), and the status lines S10-S13 are monitored by the Slave Processor.





FIGURE 3-13(a). System Connection Diagram with the NS32081 FPU

In order to determine the type of transfer being performed, SPC is bidirectional, but is driven by the CPU during all Slave Processor bus cycles. See Section 3.8 for full protocol sequences.



(T): CPU SAMPLES DATA BUS HERE

FIGURE 3-14. Slave Processor Read Cycle





FIGURE 3-13(b). System Connection Diagram with the NS32381 FPU

A Slave Processor bus cycle always takes exactly two clock cycles, labeled T1 and T4 (see Figures 3-14 and 3-15). During a Read cycle, SPC is active from the beginning of T1 to the beginning of T4, and the data is sampled at the end of T1. The Cycle Status pins load the cycle by one clock period, and are sampled at the leading edge of SPC. During a Write cycle, the CPU applies data and activates SPC at T1, removing SPC at T4. The Slave Processor latches status on the leading edge of SPC and latches data on the trailing edge. The CPU does not pulse the Address Strobe (ADS) and no bus signals are generated. The ALE signal remains high during the slave cycle. The direction of a transfer is determined by the sequence (protocol) established by the instruction under execution, but the CPU indicates the direction on the DOWN pin for hardware debugging purposes.

A Slave Processor operand is transferred in one or more Slave bus cycles. A 16-bit operand is transferred on the least-significant byte of the Data Bus (AD7-AD0), and a Word operand is transferred on the entire bus. A Double Word is transferred in a consecutive pair of bus cycles, least-significant word first. A Quad Word is transferred in two pairs of Slave cycles, with other bus cycles possibly occurring between them. The word order is from least-significant word to most significant.

### 3.5 BUS ACCESS CONTROL

The NS32FX16 CPU has the capability of relinquishing its access to the bus upon request from a DMA controller or another CPU. This capability is implemented on the HOLD (Hold Request) and HICDA



(T): SLAVE PROCESSOR SAMPLES DATA BUS HERE

FIGURE 3-15. Slave Processor Write Cycle

09/234,427

PATENT

**EXHIBIT 9**

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Amos Intrater et al.

Appln. No.: 09/234,427

Filed: January 20, 1999

For: INTEGRATED DIGITAL SIGNAL  
PROCESSOR/GENERAL PURPOSE CPU  
WITH SHARED INTERNAL MEMORY

Group Art Unit: 2183

Examiner: D. Pan

SUPPLEMENTAL AMENDMENT (TO  
OFFICE ACTION DATED MAY 31, 2002)

**CERTIFICATE OF MAILING**

I hereby certify that this correspondence is being deposited with the  
United States Postal Service, postage prepaid, in an envelope,  
addressed to Box ~~Non-Fee Amd.~~, Commissioner for Patents,  
Washington D.C. 20231-9999 on August 28, 2002.

Commissioner for Patents  
Washington, D.C. 20231

Dated: 08-28-02 By: Delvin L. King

Dear Sir:

In response to the Official Action mailed May 31, 2002, please amend the above-  
identified application as follows:

In the Claims

Please cancel claims 11-17, 19-26, 28-35, and 40-44.

The claims have been amended to read as follows:

18. (Amended) A data processing system comprising:

a first bus;

a memory connected to the first bus;

a general purpose processor (GPP) connected to the first bus, the GPP loading  
operands into the memory; and

a digital signal processor (DSP) connected to the first bus, the DSP having a register  
and starting execution of an instruction in response to the GPP loading information into the  
register, the DSP only executing a single instruction when said information is loaded into the  
register.

27. (Amended) A data processing system comprising:  
a first bus;  
a memory connected to the first bus;  
a general purpose processor (GPP) connected to the first bus, the GPP loading  
operands into the memory; and  
a digital signal processor (DSP) connected to the first bus, the DSP having a register  
and executing an instruction in response to the GPP loading information into the register, the  
information loaded into the register identifying the instruction, the DSP only executing a  
single instruction when said information is loaded into the register.

36. (Amended) A data processing system comprising:  
a first bus;  
a memory connected to the first bus;  
a general purpose processor (GPP) connected to the first bus, the GPP loading  
operands into the memory; and  
a digital signal processor (DSP) connected to the first bus, the DSP having a register,  
executing an instruction in response to the GPP loading information into the register, and  
retrieving operands required by the instruction from the memory by processing the  
information loaded into the register, the DSP only executing a single instruction when said  
information is loaded into the register.

REMARKS

This is a supplemental amendment to the amendment filed on October 19, 2001. The supplemental amendment includes all of the text from the prior amendment, and addresses the comments noted by the Examiner in the Office Action of May 31, 2002.

Specifically, applicant has underlined the claims presented on pages 1-2 of this amendment to be in conformance with 37 CFR §§1.121(h) and 1.173(d). In addition, applicant hereby submits a hard copy and a microfiche copy of data sheet NS32FX16 labeled as Appendix A. Further, a new 3.73(b) statement, citing reel 6184, frame 0772, and reel 5262, frame 0743, is enclosed.

Reconsideration of the application in view of the above amendments and the following remarks is requested. Claims 2-8 and 18, 27, and 36-39 are in this application. Claims 18, 27, and 36 have been amended. Claims 11-17, 19-26, 28-35, and 40-44 have been cancelled.

The Examiner rejected claims 11, 20, and 29 under 35 U.S.C. §251 as being an improper recapture of subject matter that was surrendered in the application for the patent upon which the present reissue is based. In addition, the Examiner rejected claims 11-17, 19-26, 28-35, and 40-44 under 35 U.S.C. §103(a) as being unpatentable over Parruck et al. (U.S. Patent No. 4,799,144) in view of Akagi et al. (U.S. Patent No. 4,467,414). As noted above, claims 11-17, 19-26, 28-35, and 40-44 have been cancelled.

The Examiner noted that claims 2-8 and 37-39 are allowable over the prior art of record. The Examiner also objected to claims 18, 27, and 36 as being dependent upon a rejected base claim, but noted that the claims would be allowable if amended to include the limitations of the base claim and any intervening claims. Claims 18, 27, and 36 have been amended to be in independent form, and include the limitations of the base claims.

09/234,427  
Supplemental Amendment to  
Office Action Dated May 31, 2002

PATENT

Thus, for the foregoing reasons, it is submitted that all of the claims are in a condition for allowance. Therefore, the Examiner's early re-examination and reconsideration are respectively requested.

Respectfully submitted,

Dated: 8-28-02

By:



Mark C. Pickering  
Registration No. 36,239

Attorney for Assignee

P.O. Box 300  
Petaluma, CA 94953-0300  
Direct Dial Telephone No. (707) 762-5583  
Telephone: (707) 762-5500  
Facsimile: (707) 762-5504

APPENDIX

In the Claims

Please cancel claims 11-17, 19-26, 28-35, and 40-44.

Please amend the claims as follows:

18. (Amended) [The data processing system of claim 11 wherein] A data processing system comprising:

a first bus;

a memory connected to the first bus;

a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and

a digital signal processor (DSP) connected to the first bus, the DSP having a register and starting execution of an instruction in response to the GPP loading information into the register, the DSP only [executes] executing a single instruction when said information is loaded into the register.

27. (Amended) [The data processing system of claim 20 wherein] A data processing system comprising:

a first bus;

a memory connected to the first bus;

a general purpose processor (GPP) connected to the first bus, the GPP loading operands into the memory; and

a digital signal processor (DSP) connected to the first bus, the DSP having a register and executing an instruction in response to the GPP loading information into the register, the information loaded into the register identifying the instruction, the DSP only [executes] executing a single instruction when said information is loaded into the register.

36. (Amended) [The data processing system of claim 29 wherein] A data processing system comprising:



a first bus;

a memory connected to the first bus;

a general purpose processor (GPP) connected to the first bus, the GPP loading  
operands into the memory; and

a digital signal processor (DSP) connected to the first bus, the DSP having a register,  
executing an instruction in response to the GPP loading information into the register, and  
retrieving operands required by the instruction from the memory by processing the  
information loaded into the register, the DSP only [executes] executing a single instruction  
when said information is loaded into the register.

09/234,427

PATENT

**EXHIBIT 10**

**STATEMENT UNDER 37 CFR 3.73(b)**

Applicant: Amos Intrater et al.

Application No.: 09/234,427 Filed: January 20, 1999

Entitled: Integrated Digital Signal Processor/General Purpose CPU With Shared Internal Memory

National Semiconductor Corporation, a corporation

(Name of Assignee)

(Type of Assignee, e.g., corporation, partnership, university, government agency, etc.)

states that it is:

1. ☒ the assignee of the entire right, title, and interest; or  
2. ☐ an assignee of an undivided part interest

in the patent application identified above by virtue of either:

A. ☒ An assignment from the inventor(s) of the patent application identified above. The assignment was recorded in the Patent and Trademark Office at Reel 5262, Frame 0743, or for which a copy thereof is attached., and Reel 6184, Frame 0772, or for which a copy thereof is attached.

B. ☐ A chain of title from the inventor(s), of the patent application identified above, to the current assignee as shown below:

1. From: \_\_\_\_\_ To: \_\_\_\_\_  
The document was recorded in the Patent and Trademark Office at  
Reel \_\_\_\_\_, Frame \_\_\_\_\_, or for which a copy thereof is attached.
2. From: \_\_\_\_\_ To: \_\_\_\_\_  
The document was recorded in the Patent and Trademark Office at  
Reel \_\_\_\_\_, Frame \_\_\_\_\_, or for which a copy thereof is attached.
3. From: \_\_\_\_\_ To: \_\_\_\_\_  
The document was recorded in the Patent and Trademark Office at  
Reel \_\_\_\_\_, Frame \_\_\_\_\_, or for which a copy thereof is attached.

☐ Additional documents in the chain of title are listed on a supplemental sheet.

☐ Copies of assignments or other documents in the chain of title are attached.

The undersigned (whose title is supplied below) is empowered to sign this statement on behalf of the assignee.

8/22/02  
Date

[Signature]  
Signature

John M. Clark, III

Typed or printed name

Sr. Vice President, General Counsel

Title

ASSIGNMENT

COPY

WHEREAS, WE, AMOS INTRATER, MOSHE DORON, GIDEON INTRATER and LEV EPSTEIN, hereinafter referred to as "ASSIGNORS", have invented certain new and useful improvements as described and set forth in the below identified application for United States Letters Patent:

Title of Invention: INTEGRATED DIGITAL SIGNAL PROCESSOR/GENERAL PURPOSE CPU WITH SHARED INTERNAL MEMORY

Date of Execution: 2/21, 2/27, 3/4/90 Filing Date: 1/18/90

Serial No.: 467,148

WHEREAS, National Semiconductor Corporation, corporation of the State of Delaware, 2900 Semiconductor Drive, Santa Clara, CA 95052-8090 hereinafter referred to as "ASSIGNEE", is desirous of acquiring the entire right, title and interest in the said invention and application and in any Letters Patent which may be granted on the same;

NOW, THEREFORE, TO ALL WHOM IT MAY CONCERN: Be it known that, for and in consideration of the sum of One Dollar (\$1.00) lawful money paid to Assignors by Assignee, receipt of which is hereby acknowledged, Assignors has sold, assigned and transferred, and by these presents do sell, assign and transfer unto said Assignee, and Assignee's successors and assigns, all right, title and interest in and to the said invention, said application for United States Letters Patent, and any Letters Patent which may hereafter be granted on the same in the United States and all countries throughout the world including any divisions, renewals, continuations in whole or in part, substitutions, conversions, reissues, prolongations or extensions thereof, the said interest to be held and enjoyed by said Assignee as fully and exclusively as it would have been held and enjoyed by said Assignors had this assignment and transfer not been made, to the full end and term of any Letters Patent.

Assignors further agree that they will, without charge to said Assignee, but at Assignee's expense, cooperate with Assignee in the prosecution of said application and/or applications, execute, verify, acknowledge and deliver all such further papers, including applications for Letters Patent and for the reissue thereof, and instruments of assignment and transfer thereof, and will perform such other acts as Assignee lawfully may request, to obtain or maintain Letters Patent for said invention and improvement in any and all countries, and to vest title thereto in said Assignee, or Assignee's successors and assigns.

IN TESTIMONY WHEREOF, Assignor has hereunto signed his name to this assignment on the dates indicated below.

X AMOS INTRATER

STATE OF \_\_\_\_\_ )  
COUNTY OF Hong Kong ) ss.

On this 21st day of February, in the year of 1990, before me, the undersigned notary public, personally appeared the above-named assignor, known to me (or proved to me on the basis of satisfactory evidence) to be the person whose name is subscribed to the within instrument, and acknowledged that he executed the same.

JOHN YEE-MAN LIU  
Notary Public  
NOTARY PUBLIC  
HONG KONG

04/11/90 7:47 PM


IN TESTIMONY WHEREOF, Assignor has hereunto signed his name to this assignment on the dates indicated below.

13 M. DORON  
MOSHE DORON

STATE OF California }  
COUNTY OF SANTA CLARA }

ss.

On this 27 day of February, in the year of 1990, before me, the undersigned notary public, personally appeared the above-named assignor, known to me (or proved to me on the basis of satisfactory evidence) to be the person whose name is subscribed to the within instrument, and acknowledged that he executed the same.



Sherry E. Michels  
Notary Public

IN TESTIMONY WHEREOF, Assignor has hereunto signed his name to this assignment on the dates indicated below.

Gideon Inrayer  
GIDEON INRAYER

STATE OF ISRAEL }  
COUNTY OF CITY OF HERZLIYA }

ss.

On this 4 day of March, in the year of 1990, before me, the undersigned notary public, personally appeared the above-named assignor, known to me (or proved to me on the basis of satisfactory evidence) to be the person whose name is subscribed to the within instrument, and acknowledged that he executed the same.



Samuel Kol  
Notary Public

IN TESTIMONY WHEREOF, Assignor has hereunto signed his name to this assignment on the dates indicated below.

Lev Epstein  
LEV EPSTEIN

STATE OF ISRAEL }  
COUNTY OF CITY OF HERZLIYA }

ss.

On this 4 day of March, in the year of 1990, before me, the undersigned notary public, personally appeared the above-named assignor, known to me (or proved to me on the basis of satisfactory evidence) to be the person whose name is subscribed to the within instrument, and acknowledged that he executed the same.



Samuel Kol  
Notary Public

Not.No. 1636

RECORDED  
PATENT AND TRADEMARK  
OFFICE

MAR 15 1990

NSE 6.98



UNITED STATES DEPARTMENT OF COMMERCE  
Patent and Trademark Office  
ASSISTANT SECRETARY AND COMMISSIONER  
OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231

DATE: 09/01/92

TO:  
MICHAEL J. POLLOCK  
LIMBACH & LIMBACH  
2001 FERRY BUILDING  
SAN FRANCISCO, CA 94111

RECEIVED

SEP 22 1992

LIMBACH & LIMBA

UNITED STATES PATENT AND TRADEMARK OFFICE  
NOTICE OF RECORDATION OF ASSIGNMENT DOCUMENT

1469

THE ENCLOSED DOCUMENT HAS BEEN RECORDED BY THE ASSIGNMENT BRANCH OF THE U.S. PATENT AND TRADEMARK OFFICE. A COMPLETE MICROFILM COPY IS AVAILABLE AT THE U.S. PATENT AND TRADEMARK OFFICE ON THE REEL AND FRAME NUMBER REFERENCED BELOW.

PLEASE REVIEW ALL INFORMATION CONTAINED ON THIS NOTICE. THE INFORMATION CONTAINED ON THIS RECORDATION NOTICE REFLECTS THE DATA PRESENT IN THE PATENT ASSIGNMENT PROCESSING SYSTEM. IF YOU SHOULD FIND ANY ERRORS OR QUESTIONS CONCERNING THIS NOTICE, YOU MAY CONTACT THE EMPLOYEE WHOSE NAME APPEARS ON THIS NOTICE AT 703-308-9723. PLEASE SEND REQUEST FOR CORRECTION TO: U.S. PATENT AND TRADEMARK OFFICE, ASSIGNMENT BRANCH, NORTH TOWER BUILDING, SUITE 10C35, WASHINGTON, D.C. 20231

ASSIGNOR:

DOC DATE: 04/29/92

INTRATER, AMOS

ASSIGNOR:

DOC DATE: 04/29/92

DORON, MOSHE

ASSIGNOR:

DOC DATE: 04/29/92

INTRATER, GIDEON

ASSIGNOR:

DOC DATE: 04/29/92

EPSTEIN, LEV

ASSIGNOR:

DOC DATE: 04/29/92

GREISS, ISRAEL

ASSIGNOR:

DOC DATE: 04/29/92

VALENTATEN, MAURICE

RECORDATION DATE: 07/01/92    NUMBER OF PAGES 004    REEL/FRAME 6184/0772

DIGEST :ASSIGNMENT OF ASSIGNORS INTEREST

ASSIGNEE:

NATIONAL SEMICONDUCTOR CORPORATION  
A CORPORATION OF DELAWARE  
2900 SEMICONDUCTOR DRIVE, SANTA CLARA, CA 95052-8090

COPY

6184/0772 PAGE 0002

SERIAL NUMBER 7-467148  
PATENT NUMBER

FILING DATE 01/18/90  
ISSUE DATE 00/00/00



EXAMINER/PARALEGAL

ASSIGNMENT BRANCH

ASSIGNMENT/CERTIFICATION SERVICES DIVISION



467,148

PATENT

-1-

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of )  
AMOS INTRATER ET AL. )  
Serial No. 07/467,148 )  
Filed: January 18, 1990 )  
For: INTEGRATED DIGITAL )  
SIGNAL )  
PROCESSOR/GENERAL )  
PURPOSE CPU WITH )  
SHARED INTERNAL )  
MEMORY )

Group Art Unit: 2302  
Examiner: D. Pan

RECEIVED  
JUL 1 1992  
GROUP 230  
TRANSMITTAL OF ASSIGNMENT

2001 Ferry Building  
San Francisco, CA 94111  
(415) 433-4150

BOX ASSIGNMENT  
Honorable Commissioner of Patents  
and Trademarks  
Washington, D.C. 20231

Sir:

Transmitted herewith is an Assignment for recordation in the above-identified patent application.

Also enclosed herewith is a check in the amount of \$720.00 of which \$40.00 is to cover the assignment recordation fee.

The Commissioner is hereby authorized to charge payment of any fees associated with this communication or credit any overpayment to Deposit Account No. 12-1420. A duplicate copy of this sheet is enclosed.

Respectfully submitted,  
LIMBACH & LIMBACH

Dated: June 29, 1992

By: 

Michael J. Pollock  
Reg. No. 29,098

Attorneys for applicants  
LIMBACH & LIMBACH  
2001 Ferry Building  
San Francisco, CA 94111


Our Atty. Docket No.: NSC1-11800

070 AA 07/08/92 07467148

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being delivered by the United States Postal Service as First Class Mail addressed to: Commissioner of Patents and Trade

Washington, DC 20231-0001

Dated: 06-29-92  
Name: 



ASSIGNMENT

WHEREAS, WE, AMOS INTRATER, MOSHE DORON, GIDEON INTRATER, LEV EPSTEIN, ISRAEL GREISS, and MAURICE VALENTATIN, hereinafter referred to as "ASSIGNORS", have invented certain new and useful improvements as described and set forth in the below-identified application for United States Letters Patent:

Title of Invention: INTEGRATED DIGITAL SIGNAL PROCESSOR/GENERAL PURPOSE CPU WITH SHARED INTERNAL MEMORY

Date of Execution: April 29, 1992

Filing Date: January 18, 1990

Serial No.: 07/467,148:

WHEREAS, National Semiconductor Corporation, a corporation of the State of Delaware, 2900 Semiconductor Drive, Santa Clara, CA 95052-8090, hereinafter referred to as "ASSIGNEE", is desirous of acquiring the entire right, title and interest in the said invention and application and in any Letters Patent which may be granted on the same;

NOW, THEREFORE, TO ALL WHOM IT MAY CONCERN: Be it known that, for and in consideration of the sum of One Dollar (\$1.00) lawful money paid to Assignors by Assignee, receipt of which is hereby acknowledged, Assignors has sold, assigned and transferred, and by these presents do sell, assign and transfer unto said Assignee, and Assignee's successors and assigns, all right, title and interest in and to the said invention, said application for United States Letters Patent, and any Letters Patent which may hereafter be granted on the same in the United States and all countries throughout the world including any divisions, renewals, continuations in whole or in part, substitutions, conversions, reissues, prolongations or extensions thereof, the said interest to be held and enjoyed by said Assignee as fully and exclusively as it would have been held and enjoyed by said Assignors had this assignment and transfer not been made, to the full end and term of any Letters Patent.

Assignors further agree that they will, without charge to said Assignee, but at Assignee's expense, cooperate with Assignee in the prosecution of said application and/or applications, execute, verify, acknowledge and deliver all such further papers, including applications for Letters Patent and for the reissue thereof, and instruments of assignment and transfer thereof, and will perform such other acts as Assignee lawfully may request, to obtain or maintain Letters Patent for said invention and improvement in any and all countries, and to vest title thereto in said Assignee, or Assignee's successors and assigns.


IN TESTIMONY WHEREOF, Assignor has hereunto signed his name to this assignment on the dates indicated below.

A. Intrater  
AMOS INTRATER


STATE OF ISRAEL )  
COUNTY OF TEL AVIV ) ss.

On this 29 day of April, in the year of 1992, before me, the undersigned notary public, personally appeared the above-named assignor, known to me (or proved to me on the basis of satisfactory evidence) to be the person whose name is subscribed to the within instrument, and acknowledged that he executed the same.

S. Kul  
Notary Public  
Samuel Kul




IN TESTIMONY WHEREOF, Assignor has hereunto signed his name to this assignment on the dates indicated below.

  
MOSHE DORON

STATE OF ISRAEL )  
COUNTY OF TEL AVIV ) ss.

On this 29 day of April, in the year of 1992, before me, the undersigned notary public, personally appeared the above-named assignor, known to me (or proved to me on the basis of satisfactory evidence) to be the person whose name is subscribed to the within instrument, and acknowledged that he executed the same.



  
Notary Public  
Samuel Kol


IN TESTIMONY WHEREOF, Assignor has hereunto signed his name to this assignment on the dates indicated below.

  
GIDEON INTRATER

STATE OF ISRAEL )  
COUNTY OF TEL AVIV ) ss.

On this 29 day of April, in the year of 1992, before me, the undersigned notary public, personally appeared the above-named assignor, known to me (or proved to me on the basis of satisfactory evidence) to be the person whose name is subscribed to the within instrument, and acknowledged that he executed the same.



  
Notary Public  
Samuel Kol


IN TESTIMONY WHEREOF, Assignor has hereunto signed his name to this assignment on the dates indicated below.

  
LEV EPSTEIN

STATE OF ISRAEL )  
COUNTY OF TEL AVIV ) ss.

On this 29 day of April, in the year of 1992, before me, the undersigned notary public, personally appeared the above-named assignor, known to me (or proved to me on the basis of satisfactory evidence) to be the person whose name is subscribed to the within instrument, and acknowledged that he executed the same.



  
Notary Public  
Samuel Kol

IN TESTIMONY WHEREOF, Assignor has hereunto signed his name to this assignment on the dates indicated below.

STATE OF ISRAEL )  
COUNTY OF TEL AVIV ) ss.

On this 29 day of April, in the year of 1992, before me, the undersigned notary public, personally appeared the above-named assignor, known to me (or proved to me on the basis of satisfactory evidence) to be the person whose name is subscribed to the within instrument, and acknowledged that he executed the same.



*[Signature]*  
Notary Public  
Samuel Kol

IN TESTIMONY WHEREOF, Assignor has hereunto signed his name to this assignment on the dates indicated below.

STATE OF ISRAEL )  
COUNTY OF TEL AVIV ) ss.

On this 29 day of April, in the year of 1992, before me, the undersigned notary public, personally appeared the above-named assignor, known to me (or proved to me on the basis of satisfactory evidence) to be the person whose name is subscribed to the within instrument, and acknowledged that he executed the same.



*[Signature]*  
Notary Public  
Samuel Kol

RECORDED  
PATENT & TRADEMARK OFFICE

JUL -1 92

09/234,427

PATENT

**EXHIBIT 11**

09/234,427  
Request to Enter Supplemental Amendment filed September 9, 2002

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re Reissue Patent Application of:

Amos Intrater et al.

Appln. No.: 09/234,427

Filed: January 20, 1999

For: INTEGRATED DIGITAL SIGNAL  
PROCESSOR/GENERAL PURPOSE CPU  
WITH SHARED INTERNAL MEMORY

Group Art Unit: 2183

Examiner: D. Pan

REQUEST TO ENTER SUPPLEMENTAL  
AMENDMENT FILED SEPTEMBER 9, 2002

Commissioner for Patents  
Washington, D.C. 20231

Dear Sir:

1. On August 28, 2002, applicants' attorney filed a Supplemental Amendment (copy attached as Exhibit A) responding to the Office Action mailed May 31, 2002 (Paper No. 6). Included with the Supplemental Amendment was a hard copy of a data sheet labeled Appendix A (copy attached as Exhibit B), a microfiche of the data sheet labeled Appendix A (copy attached as Exhibit C), a 3.73(b) statement executed by John M. Clark, III with copies of assignments referred to in the 3.73(b) statement as recorded in the U.S. Patent and Trademark Office at Reel 5262, Frame 0743 and Reel 6184, Frame 0772 (copies attached as Exhibit D), a transmittal form with an executed certificate of mailing directed to Box Non-Fee Amendment (copy attached as Exhibit E), and a return receipt postcard (copy attached as Exhibit F).

2. On September 9, 2002, applicants' attorney received the return receipt postcard showing receipt by U.S. Patent and Trademark Office on September 3, 2002 (copy attached as Exhibit G).

09/234,427  
Request to Enter Supplemental Amendment filed September 9, 2002

3. On January 13, 2003, Examiner Daniel Pan called to report that he had conducted a search for the Supplemental Amendment, but that the Supplemental Amendment had not been found. Examiner Pan advised applicants' attorney to resubmit all documents. As a result, applicant hereby resubmits the Supplemental Amendment and supporting documents.

Dated: 1-29-03 By: Mark C. Pickering  
Respectfully submitted,  
Mark C. Pickering  
Registration No. 36,239  
Attorney for Assignee

30 Fifth Street, Suite 200  
P.O. Box 300  
Petaluma, CA 94953-0300  
Direct Dial Telephone No. (707) 762-5583  
Telephone: (707) 762-5500  
Facsimile: (707) 762-5504  
Customer No. 33402

PATENT

09/234,427  
Request to Enter Supplemental Amendment filed September 9, 2002

**EXHIBIT A**

09/234,427  
Supplemental Amendment to  
Office Action Dated May 31, 2002

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Amos Intrater et al.

Appln. No.: 09/234,427

Filed: January 20, 1999

For: INTEGRATED DIGITAL SIGNAL  
PROCESSOR/GENERAL PURPOSE CPU  
WITH SHARED INTERNAL MEMORY

Group Art Unit: 2183

Examiner: D. Pan

SUPPLEMENTAL AMENDMENT (TO  
OFFICE ACTION DATED MAY 31, 2002)

**CERTIFICATE OF MAILING**

I hereby certify that this correspondence is being deposited with the  
United States Postal Service, postage prepaid, in an envelope,  
addressed to Box NON-FEZ Amd, Commissioner for Patents,  
Washington D.C. 20231-9999 on August 28, 2002.

Commissioner for Patents  
Washington, D.C. 20231

Dated: 08-28-02 By: William L. King

Dear Sir:

In response to the Official Action mailed May 31, 2002, please amend the above-  
identified application as follows:

In the Claims

Please cancel claims 11-17, 19-26, 28-35, and 40-44.

The claims have been amended to read as follows:

18. (Amended) A data processing system comprising:  
a first bus;  
a memory connected to the first bus;  
a general purpose processor (GPP) connected to the first bus, the GPP loading  
operands into the memory; and  
a digital signal processor (DSP) connected to the first bus, the DSP having a register  
and starting execution of an instruction in response to the GPP loading information into the  
register, the DSP only executing a single instruction when said information is loaded into the  
register.




PATENT

09/234,427  
Request to Enter Supplemental Amendment filed September 9, 2002

**EXHIBIT B**

# NS32FX16-15/NS32FX16-20/NS32FX16-25 High Performance FAX Processor

Physical Dimensions in Inches (Millimeters)



Plastic Chip Carrier (V)  
Order Number NS32FX16V-15 or NS32FX16V-20 or NS32FX16V-25  
NS Package Number V65A

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

**National Semiconductor Corporation**  
Corporate Headquarters  
P.O. Box 58090  
Santa Clara, CA 95052-8090  
Tel: (408) 737-7600  
Fax: (408) 737-7601  
Telex: 155711 NSC  
Toll Free: 1-800-345-7000

**Regional Offices**  
Atlanta, GA: Tel: (404) 765-7100  
Boston, MA: Tel: (617) 871-0000  
Dallas, TX: Tel: (214) 343-7000  
Denver, CO: Tel: (303) 750-7000  
Detroit, MI: Tel: (313) 486-7000  
Houston, TX: Tel: (713) 960-7000  
Los Angeles, CA: Tel: (213) 951-7000  
Miami, FL: Tel: (305) 571-7000  
Minneapolis, MN: Tel: (612) 526-7000  
New York, NY: Tel: (212) 512-7000  
Phoenix, AZ: Tel: (602) 998-7000  
Portland, ME: Tel: (603) 883-7000  
San Francisco, CA: Tel: (415) 761-7000  
Seattle, WA: Tel: (206) 461-7000  
Sunnyvale, CA: Tel: (408) 737-7000  
Tampa, FL: Tel: (813) 973-7000  
Washington, DC: Tel: (202) 850-7000  
Wichita, KS: Tel: (316) 737-7000

**National Semiconductor**

## NS32FX16-15/NS32FX16-20/NS32FX16-25 High Performance FAX Processor

### General Description

The NS32FX16 is a high-performance 32-bit Embedded System Processor that is optimized for Group 2 and Group 3 Facsimile applications. Data Modems, Voice Mail systems and Laser Printers. It performs all the computations and control functions required for a stand-alone FAX system. The FAX/Modem can execute, in real time, V.29 (9600 bps) and V.27 (4800 bps) and V.21 (2400 bps) modems. The NS32FX16 incorporates four main modules: V.21, the NS32FX16 compatible CPU Core, a 384-Byte Memory Array, a FAX Accelerator Module and a Bus Interface Unit.

The CPU Core incorporates a full 32-bit ALU and 32-bit internal data bus. This processor also supports a 16-Mbyte linear address space, a 16-bit external data bus and an 8-byte prefetch queue.

The FAX Accelerator Module (FAM) executes vector operations on complex variables and is optimized for Modem applications. It is designed to enhance performance on modern Digital Signal Processing (DSP) primitives while preserving the CPU core's structure and programming model. The vector


operations can be used to efficiently implement FIR filters and other DSP primitives.

The FAM is attached to the CPU core via the internal I/O Bus. It is treated as a memory mapped I/O device, occupying a reserved memory space. The CPU controls this module via a set of memory mapped registers. The module reduces the load of the main processor by fetching operands using its own address generator. In order to save bus bandwidth, the FAM stores the coefficients of the various filters in an internal 384-Byte Memory Array. The 384-Byte Memory Array is a shared resource and is usable by both the FAM and the CPU core.

Besides the highly efficient architecture and the addition of the FAM, the NS32FX16 supports all the NS32C16 instructions including 16-bit floating point enhancements like BBFLT (84-aligned Block Transfer) operations and other special graphic instructions. These graphic enhancements can be used to support Postscript applications such as printers and laser FAX machines.

The microprocessor is packaged in a 68-pin Plastic Leaded Chip Carrier (PLCC) package.

### Block Diagram



### Features

- 32-bit architecture and implementation
- 16-Mbyte linear addressing space
- On-chip FAX Accelerator Module for DSP support
- Special support for graphics applications
- 18 graphics instructions
- Efficient fonts & pattern handling
- Interface to an external Bit/IT processing units for fast color Bit/IT operations
- 384-byte on-chip I/O array
- Operating frequency: 15, 20, and 25 MHz
- Binary compatible with the Series 32000 family
- Floating point support via the NS32C081 or the NS32C01
- Power save mode
- Double-intel CMOS technology
- 68 pin PLCC package
- On-chip clock generator

Embedded System Processor • Series 32000 • and 1601 STATE • are registered trademarks of National Semiconductor Corporation  
©1990 National Semiconductor Corporation

ADVANCED INFORMATION  
January 1990

NS32FX16-15/NS32FX16-20/NS32FX16-25 High Performance FAX Processor

PATENT

09/234,427  
Request to Enter Supplemental Amendment filed September 9, 2002

**EXHIBIT C**

PATENT

09/234,427

Request to Enter Supplemental Amendment filed September 9, 2002

**EXHIBIT D**

**STATEMENT UNDER 37 CFR 3.73(b)**

Applicant: Amos Intrater et al.

Application No.: 09/234,427 Filed: January 20, 1999

Entitled: Integrated Digital Signal Processor/General Purpose CPU With Shared Internal Memory

National Semiconductor Corporation, a

corporation

(Name of Assignee)

(Type of Assignee, e.g., corporation, partnership, university, government agency, etc.)

states that it is:

1. ☒ the assignee of the entire right, title, and interest; or
2. ☐ an assignee of an undivided part interest

in the patent application identified above by virtue of either:

A. ☒ An assignment from the inventor(s) of the patent application identified above. The assignment was recorded in the Patent and Trademark Office at Reel 5262, Frame 0743, or for which a copy thereof is attached., and Reel 6184, Frame 0772, or for which a copy thereof is attached.

OR

B. ☐ A chain of title from the inventor(s), of the patent application identified above, to the current assignee as shown below:

1. From: \_\_\_\_\_ To: \_\_\_\_\_  
The document was recorded in the Patent and Trademark Office at  
Reel \_\_\_\_\_, Frame \_\_\_\_\_, or for which a copy thereof is attached.
2. From: \_\_\_\_\_ To: \_\_\_\_\_  
The document was recorded in the Patent and Trademark Office at  
Reel \_\_\_\_\_, Frame \_\_\_\_\_, or for which a copy thereof is attached.
3. From: \_\_\_\_\_ To: \_\_\_\_\_  
The document was recorded in the Patent and Trademark Office at  
Reel \_\_\_\_\_, Frame \_\_\_\_\_, or for which a copy thereof is attached.

☐ Additional documents in the chain of title are listed on a supplemental sheet.

☐ Copies of assignments or other documents in the chain of title are attached.

The undersigned (whose title is supplied below) is empowered to sign this statement on behalf of the assignee.

8/22/02  
Date

[Signature]  
Signature

John M. Clark, III

Typed or printed name

Sr. Vice President, General Counsel

Title

PATENT

09/234,427  
Request to Enter Supplemental Amendment filed September 9, 2002

**EXHIBIT E**

Please type a plus sign (+) inside this box → ☐

PTO/SB/21 (08-00)  
Approved for use through 10/31/2002. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE  
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

## TRANSMITTAL FORM

(to be used for all correspondence after initial filing)

Total Number of Pages in This Submission

8

Application Number

09/234,427

Filing Date

January 20, 1999

First Named Inventor

Amos Intrater et al.

Group Art Unit

2183

Examiner Name

D. Pan

Attorney Docket Number

100-14299 (P01469-R1)

### ENCLOSURES (check all that apply)

☐ Fee Transmittal Form

☐ Fee Attached

☒ Supplemental  
Amendment/Response to Paper No.  
6

☐ After Final (Response)

☐ Affidavits/declaration(s)

☐ Extension of Time Request

☐ Express Abandonment Request

☐ Information Disclosure Statement

☐ Certified Copy of Priority  
Document(s)

☐ Response to Missing Parts/  
Incomplete Application

☐ Response to Missing  
Parts under 37 CFR  
1.52 or 1.53

☐ Assignment Papers  
(for an Application)

☐ Drawing(s)

☐ Licensing-related Papers

☐ Petition Routing Slip (PTO/SB/69)  
and Accompanying Petition

☐ Petition to Convert to a  
Provisional Application

☐ Power of Attorney, Revocation  
Change of Correspondence Address

☐ Terminal Disclaimer

☐ Request for Refund

☐ CD, Number of CD(s) \_\_\_\_\_

☐ After Allowance Communication to  
Group

☐ Appeal Communication to Board of  
Appeals and Interferences

☐ Appeal Communication to Group  
(Appeal Notice, Brief, Reply Brief)

☐ Proprietary Information

☐ Status Inquiry

☒ Other Enclosure(s)  
(please identify below):

Return Receipt Postcard

Certificate of Mailing

Microfiche data sheet labeled

Appendix A

Hard copy of data sheet labeled

Appendix A

3.73 (b) statement (with copies  
of assignments)

Remarks

Please charge any necessary fees or credit overpayment to  
Deposit Account No. 502305. A duplicate copy of this  
transmittal is attached for this purpose.

### SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT

Firm  
or  
Individual name

Mark C. Pickering, Reg. No. 36,239

Signature

*Mark C. Pickering*

Date

August 28, 2002

### CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Box Non-Fee Amendment, Commissioner for Patents, Washington, D.C. 20231 on this date: August 28, 2002

Typed or printed name

Robin L. King

Signature

*Robin L. King*

Date

August 28, 2002

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

PATENT

09/234,427  
Request to Enter Supplemental Amendment filed September 9, 2002

**EXHIBIT F**



U.S. DEPARTMENT OF COMMERCE  
PATENT OFFICE  
WASHINGTON, D.C. 20231



Law Offices of Mark C. Pickering  
P.O. Box 300  
Petaluma, CA 94953-0300

Patent Appin. No. 09/234,427 File No. 100-14299 By: MCP  
In the Matter of the Application of: Amos Intrater et al.  
Title: Integrated Digital Signal Processor/General...  
Date Mailed: 08-28-02 Due Date: 08-31-02

The following has been received in the U.S. Patent and Trademark Office on the date stamped hereon:

<input checked="" type="checkbox"/> Transmittal Letter	<input type="checkbox"/> Request For: _____
<input type="checkbox"/> Patent Application _____	<input checked="" type="checkbox"/> Status Inquiry
<input type="checkbox"/> _____ pgs. specification including (Claims and Abstract)	<input checked="" type="checkbox"/> Certificate of Mailing
<input type="checkbox"/> Drawings _____ sheets _____ formal _____ informal	<input type="checkbox"/> Express Mail Certificate No. _____
<input type="checkbox"/> Oath/Declaration	<input checked="" type="checkbox"/> Certificate under §3.73(b) <u>Copies of Assignments Attached</u>
<input type="checkbox"/> Assignment	<input type="checkbox"/> Certificate of Correction (PTO Form 1050)
<input type="checkbox"/> Power of Attorney	<input type="checkbox"/> Issue Fee Transmittal
<input type="checkbox"/> Small Entity Statement	<input type="checkbox"/> Fee Transmittal
<input checked="" type="checkbox"/> Deposit Account Authorization (in duplicate)	<input type="checkbox"/> Petition for _____
<input type="checkbox"/> Information Disclosure Statement, PTO-1449 w/ _____ refs.	<input checked="" type="checkbox"/> Other: <u>Microfiche copy of</u>
<input checked="" type="checkbox"/> Check \$ _____	<input type="checkbox"/> <u>Datasheet labeled Appendix A</u>
<input checked="" type="checkbox"/> Amendment/Response <u>to Paper No. 6</u>	<input checked="" type="checkbox"/> <u>Hard copy of Datasheet</u>
<input type="checkbox"/> Request for Extension of Time (_____ months)(patent)	<input type="checkbox"/> <u>labeled Appendix A</u>
<input type="checkbox"/> Terminal Disclaimer	_____
<input type="checkbox"/> Notice of Appeal	_____
<input type="checkbox"/> Appeal Brief (in triplicate)	_____
<input type="checkbox"/> Letter to Official Draftsperson	_____
<input type="checkbox"/> Maintenance Fee Transmittal	_____
<input type="checkbox"/> Non Publishing Request	_____

PATENT

09/234,427  
Request to Enter Supplemental Amendment filed September 9, 2002

**EXHIBIT G**




7

Patent Appin. No. 09/234,427 File No. 100-14299 By: MCP  
In the Matter of the Application of: Amos Intrater et al.  
Title: Integrated Digital Signal Processor/General...  
Date Mailed: 08-28-02 Due Date: 08-31-02

The following has been received in the U.S. Patent and Trademark Office on the date stamped hereon:

- |  |   |
|--|---|
| <input checked="" type="checkbox"/> Transmittal Letter                           | <input type="checkbox"/> Request For: _____   |
| <input type="checkbox"/> Patent Application                                      | <input type="checkbox"/> Status Inquiry   |
| <input type="checkbox"/> pgs. specification including (Claims and Abstract)      | <input type="checkbox"/> Certificate of Mailing   |
| <input type="checkbox"/> Drawings _____ sheets _____ normal _____ informal       | <input type="checkbox"/> Express Mail Certificate No. _____                                 |
| <input type="checkbox"/> Oath/Declaration  | <input type="checkbox"/> Certificate under §3.73(b) <u>(Copies of Assignments Attached)</u> |
| <input type="checkbox"/> Assignment  | <input type="checkbox"/> Certificate of Correction (PTO Form 1050)                          |
| <input type="checkbox"/> Power of Attorney                                       | <input type="checkbox"/> Issue Fee Transmittal  |
| <input type="checkbox"/> Small Entity Statement                                  | <input type="checkbox"/> Fee Transmittal  |
| <input checked="" type="checkbox"/> Deposit Account Authorization (in duplicate) | <input type="checkbox"/> Petition for _____   |
| <input type="checkbox"/> Information Disclosure Statement, PTO-1449 w/ _____     |   |
| <input type="checkbox"/> Check \$ _____  | <input checked="" type="checkbox"/> Other: <u>Microfiche Copy of</u>                        |
| <input checked="" type="checkbox"/> Amendment/Response <u>to Paper No. 6</u>     | <u>Datasheet labeled Appendix A</u>   |
| <input type="checkbox"/> Request for Extension of Time (____ months)(patent)     | <input checked="" type="checkbox"/> <u>Hard copy of Datasheet</u>                           |
| <input type="checkbox"/> Terminal Disclaimer                                     | <u>labeled Appendix A</u>   |
| <input type="checkbox"/> Notice of Appeal  |   |
| <input type="checkbox"/> Appeal Brief (in triplicate)                            |   |
| <input type="checkbox"/> Letter to Official Draftsperson                         |   |
| <input type="checkbox"/> Maintenance Fee Transmittal                             |   |
| <input type="checkbox"/> Non Publishing Request                                  |   |



09/234,427

PATENT

**EXHIBIT 12**



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/234,427	01/20/1999	AMOS INTRATER	<del>NSC# 8400</del> 100-14299	6107

33402 7590 02/05/2003

LAW OFFICES OF MARK C. PICKERING  
P.O. BOX 300  
PETALUMA, CA 94953


EXAMINER
----------

PAN, DANIEL H

ART UNIT	PAPER NUMBER
----------	--------------

2183

DATE MAILED: 02/05/2003



Please find below and/or attached an Office communication concerning this application or proceeding.

## Interview Summary

Application No.  
09/234,427

Applicant(s)  
Intrater et al.

Examiner  
Pan

Art Unit  
2183



All participants (applicant, applicant's representative, PTO personnel):

(1) Pan

(3) \_\_\_\_\_

(2) Robin King

(4) \_\_\_\_\_

Date of Interview Feb 3, 2003

Type: a) ☒ Telephonic      b) ☐ Video Conference  
c) ☐ Personal [copy is given to 1) ☐ applicant 2) ☐ applicant's representative]

Exhibit shown or demonstration conducted: d) ☐ Yes      e) ☒ No. If yes, brief description:

Claim(s) discussed: None

Identification of prior art discussed:

none

Agreement with respect to the claims f) ☐ was reached. g) ☐ was not reached. h) ☒ N/A.

Substance of Interview including description of the general nature of what was agreed to if an agreement was reached, or any other comments:

The copy of the Supplemental Amendment and a microfiche filed on August 28, 2002 could not be found in the file wrapper, and there is not official entry of the paper on the file record in the PALM. Apparently, the paper is missing. Therefore, applicant is suggested to file a backup copy of the Supplemental Amendment and the microfiche with the Official Receipt, if any, so the paper and the microfiche can be entered. The backup copy of the Supplemental Amendment and the microfiche have been received on Feb. 03, 2003 by handcarry, and applicant has been notified the receipt of the paper and the microfiche by examiner on the same day. A proper Office Action will be provided to applicant in due course.

(A fuller description, if necessary, and a copy of the amendments which the examiner agreed would render the claims allowable, if available, must be attached. Also, where no copy of the amendments that would render the claims allowable is available, a summary thereof must be attached.)

i) ☐ It is not necessary for applicant to provide a separate record of the substance of the interview (if box is checked).

Unless the paragraph above has been checked, THE FORMAL WRITTEN REPLY TO THE LAST OFFICE ACTION MUST INCLUDE THE SUBSTANCE OF THE INTERVIEW. (See MPEP section 713.04). If a reply to the last Office action has already been filed, APPLICANT IS GIVEN ONE MONTH FROM THIS INTERVIEW DATE TO FILE A STATEMENT OF THE SUBSTANCE OF THE INTERVIEW. See Summary of Record of Interview requirements on reverse side or on attached

Examiner Note: You must sign this form unless it is an Attachment to a signed Office action.

DANIEL H. PAN  
PRIMARY EXAMINER  
GROUP

Examiner's signature, if required

09/234,427

PATENT

**EXHIBIT 13**





**UNITED STATES POSTAL SERVICE®**

**Return Receipt for International Mail**  
(Registered, Insured, Recorded Delivery, Express Mail)

**Par Avion**

The sender completes and indicates the address for the return of this receipt.  
(A remplir par l'expéditeur, qui indique son adresse pour le retour du présent avis.)

Name of Firm (Nom ou raison sociale)  
**Mark C. Pickering/Robin King (for)**

Street and Number (Rue et no.)  
**P.O. Box 300**

City, State, and ZIP + 4 (Localité et code postal)  
**Refugio, TX 74953-0300**

UNITED STATES OF AMERICA  
Etats-Unis d'Amérique


PS Form 2865, February 1997

**Avis de réception**  
CN07 (Old C5)


Administration des Postes des Etats-Unis d'Amérique

Postmark of the office returning the receipt  
Timbre du bureau renvoyant l'avis

**RECEIVED**  
JUN 2 3 2003



United States Postal Service  
**REGISTERED MAIL**



RB 110 985 656 US

Label 200, July 1999 (102595) 99M-1904

**RESTRICTED DELIVERY**

(Nur)  
Mr. Maurice Valentaten

U.S. POSTAGE  
PAID  
PETALUMA, CA  
94952  
JUN 03, 2003  
AMOUNT  
**\$23.75**  
00049070-12



0000

NAME  
1st Notice 6/23/03  
2nd Notice  
Return

zollamtlicher Behandl  
Post Zollungast  
IPZ Frankfurt-Flugh

United States Postal Service  
Customs Form 101  
May be used for all countries except those  
See instructions on back of form

Value (US\$)  
50

Business

09/234,427

PATENT

**EXHIBIT 14**

Exhibit 14

Atty. Docket No. 100-14299  
(P01469-R1)



[Yahoo!](#) - [Email](#) - [Address](#)

Welcome, Guest User

[Create My List](#)

## Yahoo! People Search

Sorry, no people match the email search criteria you entered.

We recommend 3 options:

1. [Try your search again](#) (see tips below)
2. [Find Maurice Valentaten](#) at Yahoo! Search
3. (see box at right)

### Search tips:

- Check for correct spelling in all search fields including City and State abbreviation.
- Broaden your search by using fewer search fields.
- Use the wildcard character ("\*"). For example typing "D\*" as your first name search criteria will return people whose first names begin with "D".

It is also possible that the person you are looking for does not have a email listing in Yahoo! People Search.

---

Copyright © 2003 Yahoo! Inc. All rights reserved.  
[Privacy Policy](#) - [Terms of Service](#) - [Copyright Policy](#)

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☒ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**